




FACT DATA





Selection Information

1

FACT Description and Family Characteristics

2

Ratings, Specifications and Waveforms

3

Design Considerations

4

Data Sheets

5

Package Outlines and Ordering Information

6

DATA CLASSIFICATION

Product Preview

This heading on a data sheet indicates that the device is in the formative stages or in design (under development). The disclaimer at the bottom of the first page reads: "This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice."

Advance Information

This heading on a data sheet indicates that the device is in sampling, preproduction, or first production stages. The disclaimer at the bottom of the first page reads: "This document contains information on a new product. Specifications and information herein are subject to change without notice."

Fully Released

A fully released data sheet contains neither a classification heading nor a disclaimer at the bottom of the first page. This document contains information on a product in full production. Guaranteed limits will not be changed without written notice to your local Motorola Semiconductor Sales Office.



Prepared by Technical Information Center

This data book presents advanced information on Motorola's very high-speed, low-power advanced CMOS logic family.

FACT utilizes a sub 2 micron silicon gate CMOS process to attain speeds similar to that of Advanced Low Power Schottky while retaining the advantages of CMOS logic, namely, ultra low power and high noise immunity. As an added benefit, FACT offers the system designer superior line driving characteristics and excellent ESD and latchup immunity.

The FACT family consists of devices in two categories:

- AC, standard logic functions with CMOS compatible inputs and TTL and MOS compatible outputs;
- 2. ACT, standard logic functions with TTL compatible inputs and TTL and MOS compatible outputs.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not authorized for use as components in life support devices or systems intended for surgical implant into the body or intended to support or sustain life. Buyer agrees to notify Motorola of any such intended end use whereupon Motorola shall determine availability and suitability of its product or products for the use intended. Motorola and A are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

Series C ©Motorola Inc., 1990 Previous Edition ©1989 "All Rights Reserved"



CONTENTS

	Page
Alphanumeric Index of Devices	ii
CHAPTER 1. Selection Information	4.0
Inverters	1-2
Gates	1-2
Schmitt Triggers	1-2
Flip-Flops	1-2
Multiplexers	1-2
Decoders/Demultiplexers	1-2
Latches	1-2
Shift Registers	1-3
Counters	1-3
Buffers/Line Drivers	1-3
Transceivers	1-3
MSI Flip-Flops/Registers	1-3
Comparators	. 1-3
CHAPTER 2. FACT Description and Family Characteristics	2.2
Family Characteristics	2.6
Circuit Characteristics	2-0
CHAPTER 3. Ratings, Specifications and Waveforms	3-2
CHAPTER 3. Ratings, Specifications and waveforms	0-2
CHAPTER 4. Design Considerations	
Thermal Management	4-2
Air Flow	4-3
Optimizing The Long Term Reliability of Plastic Packages	4-3
Interfacing	. 4-4
Line Driving	. 4-5
Termination Schemes	. 4-6
Thevenin Termination	. 4-7
CMOS Bus Loading	. 4-7
Noise Effects	. 4-7
Crosstalk	. 4-7
Ground Bounce	4-9
Design Rules	. 4-10
Decoupling Requirements	. 4-10
Capacitor Types	. 4-11
TTL Compatible CMOS Design Require Delta ICC Consideration	4-12
Testing Advanced CMOS Devices with I/O Pins	. 4-13
Testing Disable Times of 3-State Outputs in a Transmission Line Environment	. 4-15
resulting Disable Titles of Godate Outputs in a Transmission Line Environment TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT	
CHAPTER 5. Data Sheets	. 5-2
AIDTH LIMIT OF BRICK SHOOKS	
CHAPTER 6. Package Outlines and Ordering Information	
CHAPTER 6. Package Outlines and Ordering Information Ordering Information	. 6-2
SOIC Packages	. 6-3
Diestis Duel in Line Beekegee	6-5

Alphanumeric Index of Devices

${\tt MC74ACXX\ Devices-CMOS\ Input\ Levels}$

Device	Description	Page
MC74AC00	Quad 2-Input NAND Gate	5-2
MC74AC02	Quad 2-Input NOR Gate	5-5
MC74AC04	Hex Inverter	5-8
MC74AC08	Quad 2-Input AND Gate	5-11
MC74AC10	Triple 3-Input NAND Gate	E 1E
MC74AC11	Triple 3-Input AND Gate	5-15 5-19
MC74AC14	Hex Inverter Schmitt Trigger	5-19 5-23
MC74AC32	Quad 2-Input OR Gate	5-23 5-27
MC74AC74	Dual D Flip-Flop	5-31
MC74AC86	Quad 2-Input Exclusive-OR Gate	5-36
MC74AC109	Dual JK Positive Edge-Triggered Flip-Flop	5-39
MC74AC132	Quad 2-Input NAND Schmitt Trigger	5-44
MC74AC138	1-of-8 Decoder/Demultiplexer	5-48
MC74AC139	Dual 1-of-4 Decoder/Demultiplexer	5-54
MC74AC151	8-Input Multiplexer	5-60
MC74AC153	Dual 4-Input Multiplexer	5-66
MC74AC157	Quad 2-Input Multiplexer	5-72
MC74AC158	Quad 2-Input Multiplexer	5-78
MC74AC160	BCD Decade Counter, Asynchronous Reset	5-84
MC74AC161	4-Bit Binary Counter, Asynchronous Reset	5-95
MC74AC162	BCD Decade Counter, Synchronous Reset	5-84
MC74AC163	4-Bit Binary Counter, Synchronous Reset	5-95
MC74AC174	Hex D Flip-Flop with Master Reset	5-104
MC74AC190	Up/Down Decade Counter	5-110
MC74AC194	4-Bit Bidirectional Universal Shift Register	5-117
MC74AC240	Octal Buffer/Line Driver	5-123
MC74AC241	Octal Buffer/Line Driver	5-128
MC74AC244	Octal Buffer/Line Driver	5-133
MC74AC245	Octal Bidirectional Transceiver	5-138
MC74AC251	8-Input Multiplexer	5-143
MC74AC253	Dual 4-Input Multiplexer	5-149
MC74AC256	Dual 4-Bit Addressable Latch	5-155
MC74AC257	Quad 2-Input Multiplexer	5-161
MC74AC258	Quad 2-Input Multiplexer	5-167
MC74AC259	8-Bit Addressable Latch	5-173
MC74AC273	Octal D Flip-Flop	5-181
MC74AC299	Octal Shift/Storage Register	5-187
MC74AC323	Octal Shift/Storage Register	5-195
MC74AC350	4-Bit Shifter	5-202
MC74AC352	Dual 4-Input Multiplexer	5-209

Device	Description	Page
MC74AC353	Dual 4-Input Multiplexer	5-215
MC74AC373	Octal D Latch	5-220
MC74AC374	Octal D Flip-Flop	5-225
MC74AC377	Octal D Flip-Flop with Clock Enable	5-230
MC74AC378	Parallel D Register with Enable	5-235
MC74AC521	8-Bit Identity Comparator	5-240
MC74AC533	Octal Transparent Latch	5-247
MC74AC534	Octal D-Type Flip-Flop	5-252
MC74AC540	Octal Buffer/Line Driver	5-258
MC74AC541	Octal Buffer/Line Driver	5-258
MC74AC563	Octal D Latch	5-264
MC74AC564	Octal D Flip-Flop	5-269
MC74AC568	4-Bit Bidirectional Decade Counter	5-274
MC74AC569	4-Bit Bidirectional Binary Counter	5-274
MC74AC573	Octal D Latch	5-284
MC74AC574	Octal D Flip-Flop	5-289
MC74AC620	Octal Bidirectional Transceiver	5-294
MC74AC623	Octal Bidirectional Transceiver	5-299
MC74AC640	Octal Transceiver	5-304
MC74AC643	Octal Bidirectional Transceiver	5-309
MC74AC646	Octal Bus Transceiver and Register	5-314
MC74AC648	Octal Bus Transceiver and Register	5-322
MC74AC810	Quad 2-Input Exclusive-NOR Gate	5-328
MC74AC825	8-Bit D Flip-Flop, Noninverting	5-331
MC74AC843	9-Bit Transparent Latch	5-338
MC74AC845	8-Bit Transparent Latch	5-345
MC74AC4020	14-Stage Binary Counter	5-352
MC74AC4040	12-Stage Binary Counter	5-356

MC74ACTXX Devices — TTL Input Levels

Device	Description	Page
MC74ACT00	Quad 2-Input NAND Gate	5-2
MC74ACT02	Quad 2-Input NOR Gate	5-5
MC74ACT04	Hex Inverter	5-8
MC74ACT08	Quad 2-Input AND Gate	5-11
MC74ACT10	Triple 3-Input NAND Gate	5-15
MC74ACT11	Triple 3-Input AND Gate	5-19
MC74ACT14	Hex Inverter Schmitt Trigger	5-23
MC74ACT32	Quad 2-Input OR Gate	5-27
MC74ACT74	Dual D Flip-Flop	5-31
MC74ACT86	Quad 2-Input Exclusive-OR Gate	5-36
MC74ACT109	Dual JK Positive Edge-Triggered Flip-Flop	5-39
MC74ACT132	Quad 2-Input NAND Schmitt Trigger	5-44
MC74ACT138	1-of-8 Decoder/Demultiplexer	5-48
MC74ACT139	Dual 1-of-4 Decoder/Demultiplexer	5-54
MC74ACT151	8-Input Multiplexer	5-60
MC74ACT153	Dual 4-Input Multiplexer	5-66
MC74ACT157	Quad 2-Input Multiplexer	5-72
MC74ACT158	Quad 2-Input Multiplexer	5-78
MC74ACT160	BCD Decade Counter, Asynchronous Reset	5-84
MC74ACT161	4-Bit Binary Counter, Asynchronous Reset	5-95
MC74ACT162	BCD Decade Counter, Synchronous Reset	5-84
MC74ACT163	4-Bit Binary Counter, Synchronous Reset	5-95
MC74ACT174	Hex D Flip-Flop with Master Reset	5-104
MC74ACT194	4-Bit Bidirectional Universal Shift Register	5-117
MC74ACT240	Octal Buffer/Line Driver	5-123
MC74ACT241	Octal Buffer/Line Driver	5-128
MC74ACT244	Octal Buffer/Line Driver	5-133
MC74ACT245	Octal Bidirectional Transceiver	5-138
MC74ACT251	8-Input Multiplexer	5-143
MC74ACT253	Dual 4-Bit Multiplexer	5-149
MC74ACT256	Dual 4-Bit Addressable Latch	5-155
MC74ACT257	Quad 2-Input Multiplexer	5-161
MC74ACT258	Quad 2-Input Multiplexer	5-167
MC74ACT259	8-Bit Addressable Latch	5-173
MC74ACT273	Octal D Flip-Flop	5-181
MC74ACT299	Octal Shift/Storage Register	5-187
MC74ACT323	Octal Shift/Storage Register	5-195
MC74ACT350	4-Bit Shifter	5-202
MC74ACT352	Dual 4-Input Multiplexer	5-209
MC74ACT353	Dual 4-Input Multiplexer	5-215

Device	Description	Page
MC74ACT373	Octal D Latch	5-220
MC74ACT374	Octal D Flip-Flop	5-225
MC74ACT377	Octal D Flip-Flop with Clock Enable	5-230
MC74ACT378	Parallel D Register with Enable	5-235
MC74ACT521	8-Bit Transparent Comparator	5-240
MC74ACT533	Octal Transparent Latch	5-247
MC74ACT534	Octal D-Type Flip-Flop	5-252
MC74ACT540	Octal Buffer/Line Driver	5-258
MC74ACT541	Octal Buffer/Line Driver	5-258
MC74ACT563	Octal D Latch	5-264
MC74ACT564	Octal D Flip-Flop	5-269
MC74ACT573	Octal D Latch	5-284
MC74ACT574	Octal D Flip-Flop	5-289
MC74ACT620	Octal Bidirectional Transceiver	5-294
MC74ACT623	Octal Bidirectional Transceiver	5-299
MC74ACT640	Octal Transceiver	5-304
MC74ACT643	Octal Bidirectional Transceiver	5-309
MC74ACT646	Octal Bus Transceiver and Register	5-314
MC74ACT648	Octal Bus Transceiver and Register	5-322
MC74ACT810	Quad 2-Input Exicusive-NOR Gate	5-328
MC74ACT825	8-Bit D Flip-Flop	5-331
MC74ACT843	9-Bit Transparent Latch	5-338
MC74ACT845	8-Bit Transparent Latch	5-345

FACT DATA



Selection Information

Functional Selection

Abbreviations

S = Synchronous A = Asynchronous

B = Both Synchronous and Asynchronous

2S = 2-State Output

3S = 3-State Output

N = Available Now

P = Planned (See FACT Selector Guide, SG-122 for latest availability status)

Inverters

Description	Type of Output	No.	AC	АСТ
Hex	2S	04	N	N

AND Gates

Description	Type of Output	No.	AC	АСТ
Quad 2-Input	2S	08	N	N
Triple 3-Input	2S	11		N

NAND Gates

Description	Type of Output	No.	AC	АСТ
Quad 2-Input Triple 3-Input	2S 2S	00 10	N	N

OR Gates

Description	Type of Output	No.	AC	АСТ
Quad 2-Input	2S	32	N	N

NOR Gates

Description	Type of Output	No.	AC	АСТ
Quad 2-Input	28	02	N	N

Exclusive OR/NOR Gates

Description	Type of Output	No.	AC	АСТ
Quad 2-Input XOR Quad 2-Input XNOR	2S 2S	86 810	N	N

Schmitt Triggers

Description	Type of Output	No.	AC	АСТ
Hex, Inverting	2S	14	N	N
NAND Gate, Quad 2-Input	2S	132		N

Flip-Flops

Description	Clock Edge	No.	AC	АСТ
Dual D w/Set & Clear	Pos	74	N	N
Dual JK w/Set & Clear	Pos	109	N	N.
8-Bit D, Non-Inverting	Pos	825	Р	Р

Multiplexers

Description	Type of Output	No.	AC	ACT
Quad 2-to-1, Non-Inverting	2S	157	N	N
	3S	257	P	P
Quad 2-to-1, Inverting	2S	158	Р	Р
	3S	258	N	N
Dual 4-to-1, Non-Inverting	2S	153	N	N
	3S	253	N	N
Dual 4-to-1, Inverting	2S	352	Р	N
	3S	353	N	N
8-to-1	2S	151	Р	N
	3S	251	Р	N

Decoders/Demultiplexers

Description	Type of Output	No.	AC	АСТ
Dual 1-of-4	2S	139	N	N
1-of-8	2S	138	N	N

Latches

Description	No. of Bits	Type of Output	No.	AC	АСТ
Transparent, Non-Inverting	8	3S	373	N	N
	9	3S	843	Р	P
	9	3S	845	Р	Р
Octal, Non-Inverting	8	3S	573	Р	P
Transparent, Inverting	8	3S	533	Р	Р
	8	3 S	563	Р	Р
Dual 4-Bit Addressable	8	2S	256	Р	Р
Addressable	8	2S	259	Ν	Р

Shift Registers

	No. of	Type of		M	ode*				
Description	Bits	Output	SR	SL	Hold	Reset	No.	AC	ACT
Parallel In-Parallel Out, Bidirectional	4 8	2S 3S	X	X	X	A S	194 323	P P	P P

^{*} SR = Shift Right SL = Shift Left

Asynchronous Counters — Negative Edge-Triggered

Description	Load	Set	Reset	No.	AC	ACT
14-Stage Binary			Х	4020	N	
12-Stage Binary			X	4040	N	

Buffers/Line Drivers

Description	Type of Output	No.	AC	ACT
Octal, Non-Inverting	3S	241	Р	N
	3S	244	N	N
Bus Pinout	3S	541	N	N
Octal, Inverting	3S	240	N	N
Bus Pinout	3S	540	N	N

Transceivers

Description	Type of Output	No.	AC	AC _. T
Octal, Non-Inverting	3S	245	N	N
	3S	623	P	P
	3S	640	N	N
Octal, Inverting	3S	620	P	P
	3S	643	P	P
Octal, Non-Inverting with Register Mux Latch	3S	646	N	Р
Octal, Inverting with Register Mux Latch	3S	648	Р	Р

Cascadable Synchronous Counters — Positive Edge-Triggered

OSILITO Edge	99					
Description	Type of Output	Load	Reset	No.	AC	ACT
Decade	2S	S	Α	160	Р	N
	2S	s	S	162	P	N
Decade, Up/Down	2S	Α		190	N	P
	3S	s	В	568	P	P
4-Bit Binary	2S	s	Α	161	Р	P
,	2S	s	S	163	N	P
4-Bit Binary, Up/Down	3S	S	В	569	Р	Р

Comparators

Description	Type of Output	P=Q	P>Q	P <q< th=""><th>No.</th><th>AC</th><th>ACT</th></q<>	No.	AC	ACT
4-Bit Identity	2S	Х			521	Р	Р

Arithmetic Operators

Description	Type of Output	No.	AC	ACT
4-Bit Barrel Shifter	3S	350	Р	Р

MSI Flip-Flops/Registers

Description	No. of Bits	Type of Output	Set or Reset	Clock Enable	No.	AC	ACT
D. T Now Investiga	4	2S		Х	377	N	N
D-Type, Non-Inverting	6	2S	A		174	N	P
	6	2S		Х	378	N	N
	8	2S	Α		273	N	N
	8	3S			574	P	P
D-Type, Inverting	8	3S			564	P	P

1



FACT Description and Family Characteristics

FACT Descriptions and Family Characteristics

FACT — Logic

Motorola FACT logic offers a unique combination of high speed, low power dissipation, high noise immunity, wide fanout capability, extended power supply range and high reliability.

This data book describes the product line with device specifications as well as material discussing design considerations and comparing the FACT family to predecessor technologies.

The sub two-micron silicon gate CMOS process utilized in this family has been proven in the field. It has been further enhanced to meet and exceed the JEDEC standards for 74ACXX logic.

For direct replacement of LS, ALS and other TTL devices, the 'ACT circuits with TTL-type input thresholds are included in the FACT family. These include the more popular bus drivers/transceivers as well as many other 74ACTXXX devices.

Characteristics

- Full Logic Product Line
- Industry Standard Functions and Pinouts for SSI, MSI and LSI
- Meets or Exceeds JEDEC Standards for 74ACXX Family
- TTL Inputs on Selected Circuits
- High Performance Outputs
 - Common Output Structure for Standard and Buffer Drivers
- Output Sink/Source Current of 24 mA
 - Transmission Line Driving 50 ohm (Commercial)
 Guaranteed
- Operation from 2–6 Volts Guaranteed
- Temperature Range −40°C to +85°C (Commercial)
- Improved ESD Protection Network
- High Current Latch-Up Immunity

Interfacing

FACT devices have a wide operating voltage range (V_{CC} = 2 to 6 Vdc) and sufficient current drive to interface with most other logic families available today.


Device designators are as follows:

'AC — This is a high-speed CMOS device with CMOS input switching levels and buffered CMOS outputs that can drive ±24 mA of IOH and IOL current. Industry standard 'AC nomenclature and pinouts are used.

'ACT — This is a high-speed CMOS device with a TTL-to-CMOS input buffer stage. These device inputs are designed to interface with TTL outputs operating with a VCC = 5 V ± 0.5 V with VOH = 2.4 V and VOL = 0.4 V.These devices have buffered outputs that will drive CMOS or TTL devices with no additional interface circuitry. 'ACT devices have the same output structures as 'AC devices.

Low Power CMOS Operation

If there is one single characteristic that justifies the existence of CMOS, it is low power dissipation. In the quiescent state, FACT draws three orders of magnitude less power than the equivalent LS or ALS TTL device. This enhances system reliability; because costly regulated high current power supplies, heat sinks and fans are eliminated, FACT logic devices are ideal for portable systems such as laptop computers and backpack communications systems. Operating power is also very low for FACT logic. Power consumption of various technologies with a clock frequency of 1 MHz is shown below.






Figure 2-1. ICC versus VCC

Figure 2-1 illustrates the effects of I_{CC} versus power supply voltage (V_{CC}) for two load capacitance values: 50 pF and stray capacitance. The clock frequency was 1 MHz for the measurements.

AC Performance

In comparison to LS, ALS and HC families, FACT devices have faster internal gate delays. Additionally, as the level of integration increases, FACT logic leads the way to very high-speed systems.

The example below describes typical values for a 74XX138, 3-to-8 line decoder.

AC performance specifications are guaranteed at 5 V \pm 0.5 V and 3.3 V \pm 0.3 V. For worst case design at 2 V VCC on all device types, the formula below can be used to determine AC performance.

AC performance at 2 V $V_{CC} = 1.9 \text{ x AC}$ specification at 3.3 V.

Multiple Output Switching

Propagation delay is affected by the number of outputs switching simultaneously. Typically, devices with more than one output will follow the rule: for each output switching, derate the databook specification by 250 ps. This effect typically is not significant on an octal device unless more than four outputs are switching simultaneously. This derating is valid for the entire temperature range and 5 V \pm 10% VCC.

Noise Immunity

The noise immunity of a logic family is also an important equipment cost factor in terms of decoupling components, power supply dynamic resistance and regulation as well as layout rules for PC boards and signal cables.

The comparisons shown describe the difference between the input threshold of a device and the output voltage, \mid V \mid L - VOL \mid / \mid V \mid H - VOH \mid at 4.5 V VCC.

FACT = 1.25/1.25 V ALS = 0.4/0.7 V LS = 0.3/0.7 V @ 4.75 V V_{CC}

HC = 0.8/1.25 V

Output Characteristics

All FACT outputs are buffered to ensure consistent output voltage and current specifications across the family. Both 'AC and 'ACT device types have the same output structures. Two clamp diodes are internally connected to the output pin to suppress voltage overshoot and undershoot in noisy system applications which can result from impedance mismatching. The balanced output design allows for controlled edge rates and equal rise and fall times.

All devices ('AC or 'ACT) are guaranteed to source and sink 24 mA. Commercial devices, 74AC/ACTXXX, are capable of driving 50 ohm transmission lines.

IOL/IOH Characteristics

FACT = 24/-24 mA ALS = 24/-15 mA LS = 8/-0.4 mA @ 4.75 V V_{CC} HC = 4/-4 mA

Dynamic Output Drive

Traditionally, in order to predict what incident wave voltages would occur in a system, the designer was required to do an output analysis using a Bergeron diagram. Not only is this a long and time consuming operation, but the designer needed to depend upon the accuracy and reliability of the manufacturer-supplied 'typical' output I/V curve. Additionally, there was no way to guarantee that any supplied device would meet these 'typical' performance values across the operating voltage and temperature limits. Fortunately for the system designers, Motorola has taken the necessary steps to guarantee incident wave switching on transmission lines with impedances as low as 50 ohms for the commercial temperature range.

Figure 2-2 shows a Bergeron diagram for switching both HIGH-to-LOW and LOW-to-HIGH. On the right side of the graph ($l_{out} > 0$), are the V_{OH} and $l_{|H}$ curves for FACT logic while on the left side ($l_{out} < 0$), are the curves for V_{OL} and $l_{|L}$. Although we will only discuss here the LOW-to-HIGH transition, the information presented may be applied to a HIGH-to-LOW transition.




Figure 2-2. Gate Driving 50 Ohm Line Reflection Diagram

Begin analysis at the V_{OL} (quiescent) point. This is the intersection of the V_{OL}/I_{OL} curve for the output and the V_{IN}/I_{IN} curve for the input. For CMOS inputs and outputs, this point will be approximately 100 mV. Then draw a 50 ohm load line from this intersection to the V_{OH}/I_{OH} curve as shown by Line 1. This intersection is the voltage that the incident wave will have. Here it occurs at approximately 3.95 V. Then draw a line with a slope of -50 ohms from this first intersection point to the V_{IN}/I_{IN} curve as shown by Line 2. This second intersection will be the first reflection back from the input gate. Continue this process of drawing the load lines from each intersection to the next. Lines terminating on the V_{OH}/I_{OH} curve should have positive slopes while lines terminating on the V_{IN}/I_{IN} curve should have negative slopes.

Each intersection point predicts the voltage of each reflected wave on the transmission line. Intersection points on the VOH/IOH curve will be waves travelling from the driver to the receiver while intersection points on the VIN/IIN curve will be waves travelling from the receiver to the driver.

Figures 2-3a, 2-3b, 2-3c and 2-3d show the resultant waveforms. Each division on the time scale represents the propagation delay of the transmission line.




Figure 2-3a. Resultant Waveforms Driving 50 Ohm Line — Theoretical




Figure 2-3b. Resultant Waveforms Driving 50 Ohm Line — Actual




Figure 2-3c. Resultant Waveforms Driving 50 Ohm Line — Theoretical

While this exercise can be done for FACT, it is no longer necessary. FACT is guaranteed to drive an incident wave of enough voltage to switch another FACT input.

We can calculate what current is required by looking at the Bergeron diagram. The quiescent voltage on the line will be within 100 mV of either rail. We know what voltage is required to guarantee a valid voltage at the receiver. This is either 70% or 30% of VCC. The formula for calculating the current and voltage required is $|\ (VOQ-V_I)/Z_O\ |$ at V_I. For VOQ = 100 mV, V_{IH} = 3.85 V, V_{CC} = 5.5 V and Z_O = 50 ohms, the required I_{OH} at 3.85 V is 75 mA. For the HIGH-to-LOW transition, V_{OQ} = 5.4 V, V_{IL} = 1.35 V and Z_O = 50 ohms,




Figure 2-3d. Resultant Waveforms Driving 50 Ohm Line — Actual

I_{OL} is 75 mA at 1.65 V. FACT's I/O specifications include these limits. For transmission lines with impedances greater than 50 ohms, the current requirements are less and switching is still guaranteed.

It is important to note that the typical 24 mA drive specification is not adequate to guarantee incident wave switching. The only way to guarantee this is to guarantee the current required to switch a transmission line from the output quiescent point to the valid $V_{\mbox{\footnotesize{IN}}}$ level.

The following performance charts are provided in order to aid the designer in determining dynamic output current drive of FACT devices with various power supply voltages.




Figure 2-4. Output Characteristics VOH/IOH, 'AC00




Figure 2-5. Output Characteristics VOL/IOL, 'AC00




Figure 2-6. Input Characteristics VIN/IIN

Figure 2-8. Logic Family Comparisons

GENERAL CHARACTERISTICS (All Max Ratings)


					FA	CT	Unit	
Symbol	Parameter	LS	ALS	HCMOS	'AC	'ACT		
V _{CC/EE/DD}	Operating Voltage Range	5±5%	5±10%	2 to 6	2 to 6	2 to 6	V	
T _A 74 Series	Operating Temperature Range	0 to +70	0 to +70	-40 to +85	-40 to +85	-40 to +85	°C	
VIH (min)		2	2	3.15	3.15	2	V	
V _{II} (max)	Input Voltage (limits)	0.8	0.8	0.9	1.35	0.8	V	
V _{OH} (min)		2.7	2.7	V _{CC} -0.1	V _{CC} -0.1	V _{CC} -0.1	V	
V _{OL} (max)	Output Voltage (limits)	0.5	0.5	0.1	0.1	0.1	V	
IH		20	20	+1	+1	+1	μΑ	
I _I L	Input Current	-400	-200	-1°	-1	-1	μΑ	
IOH	Output Current at	-0.4	-0.4	-4 @ V _{CC} -0.8	-24 @ V _{CC} -0.8	-24 @ V _{CC} -0.8	mA	
lor	V ₀ (limit)	8	8	4 @ 0.4 V	24 @ 0.4 V	24 @ 0.4 V	mA	
DCM	DC Noise Margin LOW/HIGH	0.3/0.7	0.4/0.7	0.8/1.25	1.25/1.25	0.7/2.4	V	

Note: All DC parameters are specified over the commercial temperature range.

Choice of Voltage Specifications

To obtain better performance and higher density, semi-conductor technologies are reducing the vertical and horizontal dimensions of integrated device structures. Due to a number of electrical limitations in the manufacture of VLSI devices and the need for low voltage operation in memory cards, it was decided by the JEDEC committee to establish interface standards for devices operating at 3.3 V \pm 0.3 V. To this end, Motorola guarantees all of its devices operational at 3.3 V \pm 0.3 V. Note also that AC and DC specifications are guaranteed between 3 and 5.5 V. Operation of FACT logic is also guaranteed from 2 to 6 V on VCC.

Operating Voltage Ranges






Figure 2-7. Internal Gate Delays

FACT Replaces LS, ALS, HCMOS

Motorola's Advanced CMOS family is specifically designed to outperform the LS, ALS and HCMOS families. Figure 2-7 shows the relative position of various logic families in speed/power performance. FACT exhibits 1 ns internal propagation

delays while consuming 1 μW of power.

The Logic Family Comparisons table below summarizes the key performance specifications for various competitive technology logic families.

Figure 2-8. Logic Family Comparisons, cont'd.

SPEED/POWER CHARACTERISTICS (All Typical Ratings)

Symbol	Parameter	LS	ALS	HCMOS	FACT	Unit
IG	Quiescent Supply Current/Gate	0.4	0.2	0.0005	0.0005	mA
PG	Power/Gate (Quiescent)	2	1.2	0.0025	0.0025	mW
tp	Propagation Delay	7	5	8	5	ns
_	Speed Power Product	14	6	0.02	0.01	pJ.
f _{max}	Clock Frequency D/FF	33	50	50	160	MHz

PROPAGATION DELAY (Commercial Temperature Range)

	Product		LS	ALS	HCMOS	FACT	Unit
tPLH/tPHL	74XX00	Тур	10	5	8	5	ns
	742200	Max	15	11	23	8.5	ns
tpLH/tpHL (Clock to Ω)	74XX74	Тур	25	12	23	8	ns
	7-500-4	Max	40	18	44	10.5	ns
^t PLH ^{/t} PHL (Clock to Q)	74XX163	Тур	18	10	20	5	ns
		Max	27	17	52	10	ns

Conditions: (LS) $V_{CC} = 5 \text{ V}$, $C_L = 15 \text{ pF}$, 25°C ; (ALS/HC/FACT) $V_{CC} = 5 \text{ V}$, $\pm 10\%$, $C_L = 50 \text{ pF}$, Typ values at 25°C , Max values at $0 \text{ to } 70^{\circ}\text{C}$ for ALS, $-40 \text{ to } +85^{\circ}\text{C}$ for HC/FACT.

Circuit Characteristics

Power Dissipation

One advantage to using CMOS logic is its extremely low power consumption. During quiescent conditions, FACT will consume several orders of magnitude less current than its bipolar counterparts. But DC power consumption is not the whole picture. Any circuit will have AC power consumption, whether it is built with CMOS or bipolar technologies.

Power consumption of a circuit can be calculated using the formula:

$$P_D = [(C_L + C_{PD}) \cdot V_{CC} \cdot V_S \cdot f] + [I_Q \cdot V_{CC}]$$
 where

P_D = power dissipation (W)

C_L = load capacitance (Farad)

CPD = device power capacitance (Farad)

V_{CC} = power supply (Volt)

Vs = output voltage swing (Volt)

= frequency of operation (Hz)

quiescent current (Amp)

Power consumption for FACT is dependent on the supply voltage, frequency of operation, internal capacitance and load. V_S will be V_{CC} and I_Q can be considered negligible for CMOS. Therefore, the simplified formula for CMOS is:

$$P_D = (C_L + C_{PD}) V_{CC}^2 f$$

Cpp values for CMOS devices are calculated by measuring the power consumption of a device at two different frequencies. Cpp is calculated in the following manner:

- 1. The power supply voltage is set to $V_{CC} = 5 \text{ Vdc.}$
- Signal inputs are set up so that as many outputs as possible are switching, giving a worst-case situation per JEDEC CPD conditions (see Section 3).
- The power supply current is measured and recorded at input frequencies of 200 kHz and 1 MHz.
- The power dissipation capacitance is calculated by solving the two simultaneous equations

$$P_1 = (C_{PD} \cdot V_{CC}^2 \cdot f_1) + (I_{CC} \cdot V_{CC})$$

$$P_2 = (C_{PD} \cdot V_{CC}^2 \cdot f_2) + (I_{CC} \cdot V_{CC})$$
inviting

$$C_{PD} = (P_1 - P_2)/V_{CC}^2(f_1 - f_2)$$

$$C_{PD} = (I_1 - I_2)/V_{CC}(f_1 - f_2)$$

 I_1 = supply current at f_1 = 200 kHz. I_2 = supply current at f_2 = 1 MHz.

On FACT device data sheets, CpD is a typical value and is given either for the package or for the individual device function, if there is more than one (i.e., gates, flip-flops, etc.), within the package.




Figure 2-9. Power Demonstration Circuit Schematic

The circuit shown in Figure 2-9 was used to compare the power consumption of FACT versus ALS devices.

Two identical circuits were built on the same board and driven from the same input. In the circuit, the input signal was driven into four D-type flip-flops which act as divide-by-2 frequency dividers. The outputs from the flip-flops were connected to the inputs of a '138 decoder. This generated eight




Figure 2-10. FACT versus ALS Circuit Power

non-overlapping clock pulses on the outputs of the '138, which were then connected to an '04 inverter. The input frequency was then varied and the power consumption was measured. Figure 2-10 illustrates the results of these measurements.

Below 40 MHz, the FACT circuit dissipates much less power than the ALS version. It is interesting to note that when the frequency went to zero, the FACT circuit's power consumption also went to near zero; the ALS circuit continued to dissipate almost 100 mW. Another advantage of FACT is its capabilities above 40 MHz. At this frequency, the first 74ALS74 D-type flip-flop ceased to operate. Once this occurred, the entire circuit stopped working and the power consumption fell to its quiescent value. The FACT device, however, continued functioning beyond the limit of the frequency generator, which was 100 MHz.

This graph shows two advantages of FACT circuits (power and speed). FACT logic delivers increased performance in addition to offering the power savings of CMOS.

Refer to Section 3 for test philosophies regarding power dissipation.

Specification Derivation

At first glance, the specifications for FACT logic might appear to be widely spread, possibly indicating wide design margins are required. However, several effects are reflected in each specification.

Figures 2-11a through 2-11e illustrate how the data from

the characterization of actual devices is transformed into the specifications that appear on the data sheet. This data is taken from the 'AC245.

Figure 2-11a shows the data taken (from one part) on a typical, single path, t_{PHL} from An to Bn, over temperature at 5 V; there is negligible variation in the value of t_{PHL} . The next graph, Figure 2-11b, depicts data taken on the same device; this set of curves represents the data on all paths A to B and B to A. The data on this plot indicates only a small variation for t_{PHL} .

The graphs in Figures 2-11a and 2-11b include data at 5 V; Figure 2-11c shows the variation of delay times over the standard 5 \pm 0.5 V voltage range. Note there is only a \pm 6% variation in delay time due to voltage effects.

Now refer to Figure 2-11d which illustrates the process effects on delay time. This graph indicates that the process effects contribute to the spread in specifications more than any other factor in that the effects of the theoretical process spread can increase or decrease specification times by 30%. Because this 30% spread represents considerably more than ± 3 standard deviations, this guarantees an increase in the manufacturability and the quality level of FACT product. To further ensure parts within specification will pass on testers at the limits of calibration, tester guardbands are incorporated.




Figure 2-11a. tpHL, An to Bn, Single Path




Figure 2-11b. tpHL, A to B, All Paths

With voltage and process effects added (Figure 2-11e), the full range of the specification can be seen. For reference, the data sheet values are shown on the graph.




Figure 2-11c. Voltage Effects on Delay Times




Figure 2-11d. FACT Process Effects on Delay Times




Figure 2-11e. tpHL, A to B, with Voltage and Process Variation

This linear behavior with temperature and voltage is typical of CMOS. Although the graphs are drawn for a specific device, other part types have very similar graphical representations. Therefore, for performance-critical applications, where not all variables need to be taken into account at once, the user can narrow the specifications. For example, all parts in a critically timed subcircuit are together on a board, so it may be assumed the devices are at the same supply and temperature.

The same reasoning can be applied to setup and hold times. Consider the 'AC74. The setup time is 3 ns while the hold time is 0 ns. Theoretically, if these numbers were violated, the device would malfunction; however, in actuality, the device probably will not malfunction. Looking at the typical setup and hold times gives a better understanding of the device operation.

At 25°C and 5 V, the setup time is 1.5 ns while the hold time is -1.5 ns. They are the same; a positive setup time means the control signal to be valid before the clock edge, a positive hold time indicates the control signal will be held valid after the clock edge for the specified time, and a negative hold time means the control signal can transition before the clock edge. FACT devices were designed to be as immune to metastability as possible. This is reflected in the typical specifications. The true 'critical' time where the input is actually sampled is extremely short: less than 50 ps.

By applying the same reasoning as we did to the propagation delays to the setup and hold times, it becomes obvious that the spread from setup to hold time (3 ns worst-case) really covers devices across the entire process/temperature/voltage spread. The real difference between the setup and hold times for any single device, at a specified temperature and voltage, is negligible.

Capacitive Loading Effects

In addition to temperature and power supply effects, capacitive loading effects for loads greater than 50 pF should be taken into account for propagation delays of FACT devices. Minimum delay numbers may be determined from the table below. Propagation delays are measured to the 50% point of the output waveform.

	,	Voltage (\	')	Units
Parameter	3	4.5	5.5	Units
t _{rise}	31	22	19	ps/pF
tfall	18	13	12.5	ps/pF

 $T_A = 25^{\circ}C$

The two graphs following, Figures 2-12 and 2-13, describe propagation delays on FACT devices as affected by variations in power supply voltage (V_{CC}) and lumped load capacitance (C_L). Figures 2-14 and 2-15 show the effects of lumped load capacitance on rise and fall times for FACT devices.

Latch-up

A major problem with CMOS has been its sensitivity to latch-up, usually attributed to high parasitic gains and high input impedance. FACT logic is guaranteed not to latch-up with dynamic currents of 100 mA forced into or out of the inputs or the outputs under worst case conditions (TA = 125°C and VCC = 5.5 Vdc). At room temperature the parts can typically withstand dynamic currents of over 450 mA. For most designs, latch-up will not be a problem, but the designer should be aware of its causes and how to prevent it.




Figure 2-12. Propagation Delay versus V_{CC} ('AC00)




Figure 2-13. Propagation Delay versus C_L ('AC00)

FACT devices have been specifically designed to reduce the possibility of latch-up occurring; Motorola accomplished this by lowering the gain of the parasitic transistors, reducing substrate and p-well resistivity to increase external drive current required to cause a parasitic to turn ON, and careful design and layout to minimize the substrate-injected current coupling to other circuit areas.




Figure 2.14. trise versus Capacitance




Figure 2-15. tfall versus Capacitance




Figure 2-16. CMOS Inverter Cross Section with Latch-up Circuit Schematic

Electrostatic Discharge (ESD) Sensitivity

FACT circuits show excellent resistance to ESD-type damage. FACT logic is guaranteed to have 2000 V ESD immunity on all inputs and outputs using Human Body Model (1500 ohms, 100 pF). FACT parts do not require any special handling procedures. However, normal handling precautions should be observed as in the case of any semi-conductor device.

Figure 2-17 shows the ESD test circuit used in the sensitivity analysis for this specification. Figure 2-18 is the pulse waveform required to perform the sensitivity test.

The test procedure is as follows: five pulses, each of 2000 V, are applied to every combination of pins with a five second cool-down period between each pulse. The polarity is then reversed and the same procedure, pulse and pin combination used for an additional five discharges. Continue until all pins have been tested. The voltage is increased and the testing procedure is again performed; this entire process is repeated until failure is detected. This is done to thoroughly evaluate all pins.




Figure 2-18. ESD Pulse Waveform





Figure 2-17. ESD Test Circuit





Ratings, Specifications and Waveforms

Ratings, Specifications and Waveforms

Specifying FACT Devices

Traditionally, when a semiconductor manufacturer completed a new device for introduction, specifications were based on the characterization of just a few parts. While these specifications were appealing to the designer, they were often too tight and, over time, the IC manufacturers had difficulty producing devices to the original specs. This forced the manufacturer to relax circuit specifications to reflect the actual performance of the device.

As a result, designers were required to review system designs to ensure the system would remain reliable with the new specifications. Motorola realized and understood the problems associated with characterizing devices too aggressively.

To provide more realistic and manufacturable specs, Motorola devised a systematic and thorough process to generate specifications. Devices are selected from multiple wafer lots to ensure process variations are taken into account. In addition, the process parameters are measured and compared to the known process limits.

This method of characterizing parts more accurately represents the product across time, voltage, temperature and process rather than portraying the fastest possible device. FACT circuits are therefore guaranteed to be manufacturable over time without the need to respecify timing.

These specification guidelines allow designers to design systems more efficiently since the devices used will behave as documented. Unspecified guardbands no longer need to be added by the designer to ensure system reliability.

Power Dissipation — Test Philosophy

In an effort to reduce confusion about measuring C_{PD} , a JEDEC standard test procedure (Appendix E) has been adopted which specifies the test setup for each type of device. This allows a device to be exercised in a consistent manner for the purpose of specification comparison. All device measurements are made with $V_{CC}=5~V$ at 25°C, with 3-state outputs both enabled and disabled.

Gates — Switch one input. Bias the remaining inputs such that the output switches.

Latches — Switch the Enable and D inputs such that the latch toggles.

Flip-Flops — Switch the clock pin while changing D (or bias J and K) such that the output(s) change each clock cycle. For parts with a common clock, exercise only one flip-flop.

Decoders — Switch one address pin which changes two outputs.

Multiplexers — Switch one address pin with the corresponding data inputs at opposite logic levels so that the output switches.

Counters — Switch the clock pin with other inputs biased such that the device counts.

Shift Registers — Switch the clock pin with other inputs biased such that the device counts.

Transceivers — Switch one data input. For bidirectional devices enable only one direction.

Parity Generator — Switch one input.

Priority Encoders — Switch the lowest priority input.

Load Capacitance — Each output which is switching should be loaded with the standard 50 pF.

If the device is tested at a high enough frequency, the static supply current can be ignored. Thus at 1 MHz, the following formula can be used to calculate CpD:

C_{PD} = I_{CC}/(V_{CC}) (1 x 10⁶) - Equivalent Load Capacitance

Ratings and Specifications

Figure 3-1. Absolute Maximum Ratings1

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Source/Sink Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

Absolute maximum ratings are those values beyond which damage to the device may occur. Obviously the databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, output/input loading variables. Motorola does not recommend operation of FACT circuits outside databook specifications.

Figure 3-2. Recommended Operating Conditions

Symbol	Parameter		Min	Тур	Max	Unit
		'AC	2.0	5.0	6.0	l v
∨ _{CC}	Supply Voltage	'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	0		Vcc	V	
- III/ - Out		V _{CC} @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10	,	ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		115/ V
T,j	Junction Temperature (PDIP)				140	۰Ċ
T _A	Operating Ambient Temperature Range			25	85	°C
ОН	Output Current — High				-24	mA
loi	Output Current — Low				24	mA

^{1.} Vin from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. Vin from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC Characteristics for 'AC Family Devices

			74AC T _A = +25°C		74AC		
Symbol	Parameter	V _{CC}			T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.TV$
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu A$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA 10L 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μА	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

DC Characteristics for 'ACT Family Devices

			74ACT T _A = 25°C		74ACT		
Symbol	Parameter	V _C C (V)			T _A = -40° to +85°C	Units	Conditions
	×		Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} ;= V _{IL} or V _{IH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	V	$^{*}V_{IN} = V_{IL} \text{ or } V_{IH}$ IOL $^{24} \text{ mA}$ $^{24} \text{ mA}$
JIN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
OLD	†Minimum Dynamic	5.5	7		75	mA	V _{OLD} = 1.65 V Max
OHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5	20	8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.




Figure 3-3. AC Tri-State Loading Circuit

AC Loading and Waveforms

Loading Circuit

Figure 3-3 shows the AC loading circuit used in characterizing and specifying propagation delays of all FACT devices ('AC and 'ACT) unless otherwise specified in the data sheet of a specific device.

The use of this load, differs somewhat from previous (HCMOS) practice, provides more meaningful information and minimizes problems of instrumentation and customer correlation. In the past, +25°C propagation delays for TTL devices were specified with a load of 15 pF to ground; this required great care in building test jigs to minimize stray

capacitance and implied the use of high impedance, high frequency scope probes. FAST circuits changed to 50 pF of capacitance allowing more leeway in stray capacitance and also loading the device during rising or falling output transitions. This more closely resembles the inloading to be expected in average applications and thus gives the designer more useful delay figures. We have incorporated this scheme into the FACT product line. The net effect of the change in AC load is to increase the average observed propagation delay by about 1 ns.

[†]Maximum test duration 2.0 ms, one output loaded at a time.

The 500 ohm resistor to ground can be a high frequency passive probe for a sampling oscilloscope, which costs much less than the equivalent high impedance probe. Alternately, the 500 ohm resistor to ground can simply be a 450 ohm resistor feeding into a 50 ohm coaxial cable leading to a sampling scope input connector, with the internal 50 ohm termination of the scope completing the path to ground. This is the preferred scheme for correlation. (See Figure 3-3.) With this scheme there should be a matching cable from the device input pin to the other input of the sampling scope; this also

serves as a 50 ohm termination for the pulse generator that supplies the input signal.

Shown in Figure 3-3 is a second 500 ohm resistor from the device output to a switch. For most measurements this switch is open; it is closed for measuring one set of the Enable/Disable parameters (LOW-to-OFF and OFF-to-LOW) of a 3-state output. With the switch closed, the pair of 500 ohm resistors and the 2 x V_{CC} supply voltage establish a quiescent HIGH level.




Figure 3-4a. Test Input Signal Levels




Figure 3-4b. Test Input Signal Levels

Test Conditions

Figures 3-4a and 3-4b describe the input signal voltage levels to be used when testing FACT circuits. The AC test conditions follow industry convention requiring V_{IN} to range from 0 V for a logic LOW to 3 V for a logic HIGH for 'ACT devices and 0 V to VCC for 'AC devices. The DC parameters are normally tested with V_{IN} at guaranteed input levels, that is V_{IH} to V_{IL} (see data tables for details). Care must be taken to adequately decouple these high performance parts and to protect the test signals from electrical noise. In an electrically noisy environment, (e.g., a tester and handler not specifically designed for high speed work), DC input levels may need to be adjusted to increase the noise margin to allow for the extra noise in the tester which would not be seen in a system.

Noise immunity testing is performed by raising V_{IN} to the nominal supply voltage of 5 V then dropping to a level corresponding to V_{IH} characteristics, and then raising again to the 5 V level. Noise tests can also be performed on the V_{IL} characteristics by raising V_{IN} from 0 V to V_{IL} , then returning to 0 V. Both V_{IH} and V_{IL} noise immunity tests should not induce a switch condition on the appropriate outputs of the FACT device.

Good high frequency wiring practices should be used in constructing test jigs. Leads on the load capacitor should be as short as possible to minimize ripples on the output waveform transitions and to minimize undershoot. Generous ground metal (preferably a ground plane) should be used for the same reasons. A V_{CC} bypass capacitor should be provided at the test socket, also with minimum lead lengths.

Rise and Fall Times

Input signals should have rise and fall times of 3 ns and signal swing of 0 V to 3.0 V V_{CC} for 'ACT devices or 0 V to V_{CC} for 'AC devices. Rise and fall times less than or equal to 1 ns should be used for testing f_{max} or pulse widths.

CMOS devices, including 4000 Series CMOS, HC, HCT and FACT families, tend to oscillate when the input rise and fall times become lengthy. As a direct result of its increased performance, FACT devices can be more sensitive to slow input rise and fall times than other lower performance technologies.




Figure 3-5. Waveform for Inverting and Non-Inverting Functions

 $^*V_{mi} = 50\% \ V_{CC}$ for 'AC devices; 1.5 V for 'ACT devices $V_{mo} = 50\%$ for 'AC/'ACT devices

It is important to understand why this oscillation occurs. Consider the outputs, where the problem is initiated. Usually, CMOS outputs drive capacitive loads with low DC leakage. When the output changes from a HIGH level to a LOW level, or from a LOW level to a HIGH level, this capacitance has to be charged or discharged. With the present high performance technologies, this charging or discharging takes place in a very short time, typically 2–3 ns. The requirement to charge or discharge the capacitive loads quickly creates a condition where the instantaneous current change through the output structure is quite high. A voltage is generated across the VCC or ground leads inside the package due to the inductance of these leads. The internal ground of the chip will change in reference to the outside world because of this induced voltage.

Consider the input. If the internal ground changes, the input voltage level appears to change to the DUT. If the input rise time is slow enough, its level might still be in the device threshold region, or very close to it, when the output switches. If the internally-induced voltage is large enough, it is possible to shift the threshold region enough so that it re-crosses the input level. If the gain of the device is sufficient and the input rise or fall time is slow enough, then the device may go into oscillation. As device propagation delays become shorter, the inputs will have less time to rise or fall through the threshold region. As device gains increase, the outputs will swing more, creating more induced voltage. Instantaneous current change will be greater as outputs become quicker, generating more induced voltage.

Package-related causes of output oscillation are not entirely to blame for problems with input rise and fall time measurements. All testers have V_{CC} and ground leads with a finite inductance. This inductance needs to be added to the inductance in the package to determine the overall voltage which will be induced when the outputs change. As the reference for the input signals moves further away from the pin under test, the test will be more susceptible to problems caused by the inductance of the leads and stray noise. Any noise on the input signal will also cause problems. With FACT logic having gains as high as 100, it merely takes a 50 mV change in the input to generate a full 5 V swing on the output.




Figure 3-6. Propagation Delay, Pulse Width and t_{rec} Waveforms

Enable and Disable Times

Figures 3-8 and 3-9 show that the disable times are measured at the point where the output voltage has risen or fallen by 10% from the voltage rail level (i.e., ground for tpLZ or VCC for tPHZ). This change enhances the repeatability of measurements, reduces test times, and gives the system designer more realistic delay times to use in calculating minimum cycle times. Since the high impedance state rising or falling waveform is RC-controlled, the first 10% of change is more linear and is less susceptible to external influences. More importantly, perhaps from the system designer's point of view, a change in voltage of 10% is adequate to ensure that a device output has turned OFF. Measuring to a larger change in voltage merely exaggerates the apparent Disable time and thus penalizes system performance since the designer must use the Enable and Disable times to devise worst case timing signals to ensure that the output of one device is disabled before that of another device is enabled.

Propagation Delay, f_{max}, Set, Hold, and Recovery Times

A 1 MHz square wave is recommended for most propagation delay tests. The repetition rate must necessarily be increased for testing f_{max} . A 50% duty cycle should always be used when testing f_{max} . Two pulse generators are usually required for testing such parameters as setup time (t_{s}), hold time (t_{h}), recovery time (t_{REC}) shown in Figure 9.

Electrostatic Discharge

Precautions should be taken to prevent damage to devices by electrostatic discharge. Static charge tends to accumulate on insulated surfaces such as synthetic fabrics or carpeting, plastic sheets, trays, foam, tubes or bags, and on ungrounded electrical tools or appliances. The problem is much worse in a dry atmosphere. In general, it is recommended that individuals take the precaution of touching a known ground before handling devices. To effectively avoid electrostatic damage to FACT devices, it is recommended that individuals wear a grounded wrist strap when handling devices. More often, handling equipment, which is not properly grounded, causes damage to parts. Ensure that all plastic parts of the tester, which are near the device, are conductive and connected to ground.




Figure 3-7. Setup Time, Hold Time and Recovery Time




Figure 3-8. 3-State Output High Enable and Disable Times




Figure 3-9. 3-State Output Low Enable and Disable Times

 $^*V_{mi} = 50\% \ V_{CC}$ for 'AC devices; 1.5 V for 'ACT devices $V_{mo} = 50\% \ V_{CC}$ for 'AC/'ACT devices

3





Design Considerations

Design Considerations

Today's system designer is faced with the problem of keeping ahead when addressing system performance and reliability. Motorola's Advanced CMOS helps designers achieve these goals.

FACT logic was designed to alleviate many of the draw-backs that are common to current technology logic circuits. FACT logic combines the low static power consumption and the high noise margins of CMOS with a high fan-out, low input loading and a 50 ohm transmission line drive capability (comparable to Motorola's FAST bipolar technology family) to offer a complete family of sub 2-micron SSI and MSI devices.

Performance features such as advanced Schottky speeds at CMOS power levels, advanced Schottky drive, excellent noise, ESD and latch-up immunity are characteristics that designers of state-of-the-art systems require. FACT logic answers all of these concerns in one family of products. To fully utilize the advantages provided by FACT, the system designer should have an understanding of the flexibility as well as the trade-offs of CMOS design. The following section discusses common design concerns relative to the performance and requirements of FACT.

There are six items of interest which need to be evaluated when implementing FACT devices in new designs:

- Thermal Management circuit performance and longterm circuit reliability are affected by die temperature.
- Interfacing interboard and technology interfaces, battery backup and power down or live insert/extract systems require some special thought.
- Transmission Line Driving FACT has line driving capabilities superior to all CMOS families and most TTL families.
- Noise effects As edge rates increase, the probability of crosstalk and ground bounce problems increases. The enhanced noise immunity and high threshold levels improve FACT's resistance to crosstalk problems.
- Board Layout Prudent board layout will ensure that most noise effects are minimized.
- Power Supplies and Decoupling Maximize ground and V_{CC} traces to keep V_{CC}/ground impedance as low as possible; full ground/V_{CC} planes are best. Decouple any device driving a transmission line; otherwise add one capacitor for every package.

Thermal Management

Circuit performance and long-term circuit reliability are affected by die temperature. Normally, both are improved by keeping the IC junction temperatures low.

Electrical power dissipated in any integrated circuit is a source of heat. This heat source increases the temperature of the die relative to some reference point, normally the ambient temperature of 25°C in still air. The temperature increase, then, depends on the amount of power dissipated in the circuit and on the net thermal resistance between the heat source and the reference point. See Section 2 for calculation of FACT power consumption.

The temperature at the junction is a function of the packaging and mounting system's ability to remove heat generated in the circuit — from the junction region to the ambient environment. The basic formula for converting power dissipation to estimated junction temperature is:

$$T_{J} = T_{A} + P_{D}(\overline{\theta}_{JC} + \overline{\theta}_{CA})$$
 (1)

or

where

$$T_{J} = T_{A} + P_{D}(\overline{\theta}_{JA}) \tag{2}$$

T_J = maximum junction temperature

T_A = maximum ambient temperature

PD = calculated maximum power dissipation including effects of external loads (see Power Dissipation in section III).

 $\overline{ heta}_{\rm JC}=$ average thermal resistance, junction to case $\overline{ heta}_{\rm CA}=$ average thermal resistance, case to ambient

 $\overline{\theta}_{JA}$ = average thermal resistance, junction to ambient

This Motorola recommended formula has been approved by RADC and DESC for calculating a "practical" maximum operating junction temperature for MIL-M-38510 (JAN) devices

Only two terms on the right side of equation (1) can be varied by the user — the ambient temperature, and the device case-to-ambient thermal resistance, $\bar{\theta}_{CA}$. (To some extent the device power dissipation can also be controlled, but under recommended use the V_{CC} supply and loading dictate a fixed power dissipation.) Both system air flow and the package mounting technique affect the $\bar{\theta}_{CA}$ thermal resistance term. $\bar{\theta}_{JC}$ is essentially independent of air flow and external mounting method, but is sensitive to package material, die bonding method, and die area.

Figure 4-1. Thermal Resistance Values for Standard I/C Packages

			Thermal	Resistance in	n Still Air			
			Pac	kage Descrip	tion			
No.	Body Style	,,	Body	Die Bonds	Die Area (Sq. Mils)	Flag Area	θ _{JC} (°C/Watt)	
Leads		Material	WxL			(Sg. Mils)	Avg.	Max.
14 16 20	DIL DIL DIL	Epoxy Epoxy Epoxy	1/4" x 3/4" 1/4" x 3/4" 0.35" x 0.35"	Epoxy Epoxy Epoxy	4096 4096 4096	6,400 12,100 14,400	38 34 N/A	61 54 N/A

NOTES:

- 1. All plastic packages use copper lead frames.
- 2. Body style DIL is "Dual-In-Line."
- 3. Standard Mounting Method: Dual-In-Line Socket or P/C board with no contact between bottom of package and socket or P/C board.


For applications where the case is held at essentially a fixed temperature by mounting on a large or temperaturecontrolled heat sink, the estimated junction temperature is calculated by:

$$T_{.I} = T_{C} + P_{D}(\overline{\theta}_{JC})$$
 (3)

where T_C = maximum case temperature and the other parameters are as previously defined.

The maximum and average $\overline{\theta}_{JC}$ resistance values for standard IC packages are given in Figure 4-1. In Figure 4-2, this basic data is converted into graphs showing the maximum power dissipation allowable at various ambient temperatures (still air) for circuits mounted in the different packages, taking into account the maximum permissible operating junction temperature for long term life (≥ 100,000 hours for ceramic packages).

Figure 4-2. Ambient Temperature Derating Curves (Plastic Dual-In-Line Package Test Environment)



Air Flow

The effect of air flow over the packages on $\overline{ heta}_{
m JA}$ (due to a decrease in $\bar{\theta}_{CA}$) reduces the temperature rise of the package, therefore permitting a corresponding increase in power dissipation without exceeding the maximum permissible operating junction temperature.

Even though different device types mounted on a printed circuit board may each have different power dissipations, all will have the same input and output levels provided that each is subject to identical air flow and the same ambient air temperature. This eases design, since the only change in levels between devices is due to the increase in ambient temperatures as the air passes over the devices, or differences in ambient temperature between two devices.

The majority of users employ some form of air-flow cooling. As air passes over each device on a printed circuit board, it absorbs heat from each package. This heat gradient from the first package to the last package is a function of the air flow rate and individual package dissipations. Figure 4-3 provides gradient data at power levels of 200 mW, 250 mW, 300 mW, and 400 mW with an air flow rate of 500 lfpm. These figures show the proportionate increase in the junction temperature of each dual in-line package as the air passes over each device. For higher rates of air flow the change in junction temperature from package to package down the airstream will be lower due to greater cooling.

Figure 4-3. Thermal Gradient of Junction Temperature (16-Pin Dual-In-Line Package)

Power Dissipation (mW)	Junction Temperature Gradient (°C/Package)
200	0.4
250	0.5
300	0.63
400	0.88

Devices mounted on 0.062" PC board with Z axis spacing of 0.5". Air flow is 500 Ifpm along the Z axis.

Optimizing The Long Term Reliability of Plastic Packages

Todays plastic integrated circuit packages are as reliable as ceramic packages under most environmental conditions. However when the ultimate in system reliability is required, thermal management must be considered as a prime system design goal.

Modern plastic package assembly technology utilizes gold wire bonded to aluminum bonding pads throughout the electronics industry. When exposed to high temperatures for protracted periods of time an intermetallic compound can form in the bond area resulting in high impedance contacts and degradation of device performance. Since the formation of intermetallic compounds is directly related to device junction temperature, it is incumbent on the designer to determine that the device junction temperatures are consistent with system reliability goals.

Predicting Bond Failure Time:

Based on the results of almost ten (10) years of +125°C operating life testing, a special arrhenius equation has been developed to show the relationship between junction temperature and reliability.

(1) T =
$$(6.376 \times 10^{-9})e \left[\frac{11554.267}{273.15 + T_J} \right]$$

= Time in hours to 0.1% bond failure (1 failure Where: T per 1,000 bonds).

 T_J = Device junction temperature, °C.

And:

(2) $T_J = T_A + P_D \theta_{JA} = T_A + \Delta T_J$

Where: T_J = Device junction temperature, °C.

T_A = Ambient temperature, °C. P_D = Device power dissipation in watts.

 θ_{JA} = Device thermal resistance, junction to air, °C/Watt.

 $\Delta T_{,j}$ = Increase in junction temperature due to onchip power dissipation.


Table 1 shows the relationship between junction temperature, and continuous operating time to 0.1% bond failure, (1 failure per 1,000 bonds).

TABLE 1 — DEVICE JUNCTION TEMPERATURE versus TIME TO 0.1% BOND FAILURES.

Time, Hours	Time, Years				
1,032,200	117.8				
419,300	47.9				
178,700	20.4				
79,600	9.4				
37,000	4.2				
17,800	2.0				
8,900	1.0				
	Time, Hours 1,032,200 419,300 178,700 79,600 37,000 17,800				

Table 1 is graphically illustrated in Figure 4-4 which shows that the reliability for plastic and ceramic devices are the same until elevated junction temperatures induces intermetallic failures in plastic devices. Early and mid-life failure rates of plastic devices are not effected by this intermetallic mechanism.

Figure 4-4. Failure Rate versus Time Junction Temperature



Procedure

After the desired system failure rate has been established for failure mechanisms other than intermetallics, each device in the system should be evaluated for maximum junction temperature. Knowing the maximum junction temperature, refer to Table 1 or Equation 1 to determine the continuous operating time required to 0.1% bond failures due to intermetallic formation. At this time, system reliability departs from the desired value as indicated in Figure 4-4.


Air flow is one method of thermal management which should be considered for system longevity. Other commonly used methods include heat sinks for higher powered devices, refrigerated air flow and lower density board stuffing. Since θ_{CA} is entirely dependent on the application, it is the responsibility of the designer to determine its value. This can be achieved by various techniques including simulation, modeling, actual measurement, etc.

The material presented here emphasizes the need to consider thermal management as an integral part of system design and also the tools to determine if the management methods being considered are adequate to produce the desired system reliability.

Interfacing

FACT devices have outputs which combine balanced CMOS outputs with high current line driving capability. Each standard output is guaranteed to source or sink 24 mA of current at worst case conditions. This allows FACT circuits to drive more loads than standard advanced Schottky parts; FACT can directly drive ALS, AS, LS, HC and HCT devices.


Figure 4-5. Interfacing FACT to NMOS, CMOS and TTL



FACT devices can be directly driven by both NMOS and CMOS families, as shown in Figure 4-5, operating at the same rail potential without special considerations. This is possible due to the low input loading of FACT product, guaranteed to be less than 1 μ A per input.


Some older technologies, including all existing TTL families, will not be able to drive FACT circuits directly; this is due to inadequate high level capability, which is guaranteed to 2.4 V. There are two simple approaches to the TTL-to-FACT interface problem. A TTL-to-CMOS converter can be constructed employing a resistor pull-up to V_{CC} of approximately 4.7 k ohms, which is depicted in Figure 4-6. The correct HIGH level is seen by the CMOS device while not loading down the TTL driver.

Figure 4-6. VIH Pull-Up on TTL Outputs



Unfortunately, there will be designs where including a pullup resistor will not be acceptable. In these cases, such as a terminated TTL bus, Motorola has designed devices which offer thresholds that are TTL-compatible (Figure 4-7). These interfaces tend to be slightly slower than their CMOS-level counterparts due to an extra buffer stage required for level conversion.

Figure 4-7. TTL Interfacing to 'ACT



ECL devices cannot directly drive FACT devices. Interfacing FACT-to-ECL can be accomplished by using TTL-to-ECL translators and 10125 ECL-to-TTL translators in addition to following the same rules on the TTL outputs to CMOS inputs (i.e., a resistor pull-up to V_{CC} of approximately 4.7 k ohms). The translation can also be accomplished by a resistive network. A three-resistor interface between FACT and ECL logic is illustrated in Figure 4-8a. Figures 4-8b and 4-8c show the translation from ECL-to-FACT, which is somewhat more complicated. These two examples offer some possible interfaces between ECL and FACT logic.

Figure 4-8a. Resistive FACT-to-ECL Translation




Figure 4-8b. Single-Ended ECL-to-'AC Circuit






Figure 4-8c. Differential Output ECL-to-'AC Circuit



It should be understood that for FACT, as with other CMOS technologies, input levels that are between specified input values will cause both transistors in the CMOS structure to be conducting. This will cause a low resistive path from the supply rail to ground, increasing the power consumption by several orders of magnitude. It is important that CMOS inputs are always driven as close as possible to the rail.

Figure 4-9. Crystal Oscillator Circuit Implemented with FACT 'AC00



Line Driving

With the available high-speed logic families, designers can reach new heights in system performance. Yet, these faster devices require a closer look at transmission line effects.

Although all circuit conductors have transmission line properties, these characteristics become significant when the edge rates of the drivers are equal to or less than three times

the propagation delay of the line. Significant transmission line properties may be exhibited in an example where devices have edge rates of 3 ns and lines of 8 inches or greater, assuming propagation delays of 1.7 ns/ft for an unloaded printed circuit trace.

Of the many properties of transmission lines, two are of major interest to the system designer: Z_{Oe} , the effective equivalent impedance of the line, and t_{pde} , the effective propagation delay down the line. It should be noted that the intrinsic values of line impedance and propagation delay, Z_{O} and t_{pd} , are geometry-dependent. Once the intrinsic values are known, the effects of gate loading can be calculated. The loaded values for Z_{Oe} and t_{pde} can be calculated with:

$$Z_{Oe} = \frac{Z_O}{\sqrt{1 + C_t/C_I}}$$

$$t_{pde} = t_{pd} \sqrt{1 + C_t/C_l}$$


where $C_{\parallel}=$ intrinsic line capacitance and $C_{t}=$ additional capacitance due to gate loading.

The formulas indicate that the loading of lines decreases the effective impedance of the line and increases the propagation delay. Lines that have a propagation delay greater than one third the rise time of the signal driver should be evaluated for transmission line effects. When performing transmission line analysis on a bus, only the longest, most heavily loaded and the shortest, least loaded lines need to be analyzed. All lines in a bus should be terminated equally; if one line requires termination, all lines in the bus should be terminated. This will ensure similar signals on all of the lines.


There are several termination schemes which may be used. Included are series, parallel, AC parallel and Thevenin terminations. AC parallel and series terminations are the most useful for low power applications since they do not consume any DC power. Parallel and Thevenin terminations experience high DC power consumption.

Termination Schemes


Figure 4-10. Termination Schemes



c: Parallel Termination



d: AC Parallel Termination



e: Thevenin Termination

Series Terminations

Series terminations are most useful in high-speed applications where most of the loads are at the far end of the line. Loads that are between the driver and the end of the line will receive a two-step waveform. The first wave will be the incident wave. The amplitude is dependent upon the output impedance of the driver, the value of the series resistor and the impedance of the line according to the formula

$$V_W = V_{CC} \cdot Z_{oe} / (Z_{oe} + R_S + Z_S)$$

The amplitude will be one-half the voltage swing if R_S (the series resistor) plus the output impedance (Z_S) of the driver is equal to the line impedance. The second step of the waveform is the reflection from the end of the line and will have an amplitude equal to that of the first step. All devices on the line will receive a valid level only after the wave has propagated down the line and returned to the driver. Therefore, all inputs will see the full voltage swing within two times the delay of the line.

Parallel Termination

Parallel terminations are not generally recommended for CMOS circuits due to their power consumption, which can exceed the power consumption of the logic itself. The power consumption of parallel terminations is a function of the resistor value and the duty cycle of the signal. In addition, parallel termination tends to bias the output levels of the driver towards either V_{CC} or ground. While this feature is not desirable for driving CMOS inputs, it can be useful for driving TTL inputs.

AC Parallel Termination

AC parallel terminations work well for applications where the delays caused by series terminations are unacceptable. The effects of AC parallel terminations are similar to the effects of standard parallel terminations. The major difference is that the capacitor blocks any DC current path and helps to reduce power consumption.

Thevenin Termination

Thevenin terminations are also not generally recommended due to their power consumption. Like parallel termination, a DC path to ground is created by the terminating resistors. The power consumption of a Thevenin termination, though, will generally not be a function of the signal duty cycle. Thevenin terminations are more applicable for driving CMOS inputs because they do not bias the output levels as paralleled terminations do. It should be noted that lines with Thevenin terminations should not be left floating since this will cause the input levels to float between VCC or ground, increasing power consumption.

FACT circuits have been designed to drive 50 ohm transmission lines over the full commercial temperature range. This is guaranteed by the FACT family's specified dynamic drive capability of 86 mA sink and 75 mA source current. This ensures incident wave switching on 50 ohm transmission lines and is consistent with the 3 ns rated edge transition time.

FACT devices also feature balanced output totem pole structures to allow equal source and sink current capability. This gives rise to balanced edge rates and equal rise and fall times. Balanced drive capability and transition times eliminate both the need to calculate two different delay times for each signal path and the requirement to correct signal polarity for the shortest delay time.

FACT product inputs have been created to take full advantage of high output levels to deliver the maximum noise immunity to the system designer. V $_{IH}$ and V $_{IL}$ are specified at 70% and 30% of V $_{CC}$ respectively. The corresponding output levels, V $_{OH}$ and V $_{OL}$, are specified to be within 0.1 V of the rails, of which the output sourcing or sinking 20 $_{\mu}$ A or less. These noise margins are outlined in Figure 4-11.

Figure 4-11. Input Threshold




CMOS Bus Loading

CMOS logic devices have clamp diodes from all inputs and outputs to V_{CC} and ground. While these diodes increase system reliability by damping out undershoot and overshoot noise, they can cause problems if power is lost.

Figure 4-12 exemplifies the situation when power is removed. Any input driven above the V_{CC} pin will forward-bias the clamp diode. Current can then flow into the device, and out V_{CC} or any output that is HIGH. Depending upon the system, this current, I_{IN} , can be quite high, and may not allow the bus voltage to reach a valid HIGH state. One possible solution to eliminate this problem is to place a series resistor in the line.

Figure 4-12. Noise Effects



Noise Effects

FACT offers the best noise immunity of any competing technology available today. With input thresholds specified at 30% and 70% of VCC and outputs that drive to within 100 mV of the rails, FACT devices offer noise margins approaching 30% of VCC. At 5 V VCC, FACT's specified input and output levels give almost 1.5 V of noise margin for both ground- and VCC-born noise. With realistic input thresholds closer to 50% of VCC, the actual margins approach $2.5 \, \text{V}$.

However, even the most advanced technology cannot alone eliminate noise problems. Good circuit board layout techniques are essential to take full advantage of the superior performance of FACT circuits.

Well-designed circuit boards also help eliminate manufacturing and testing problems.

Another recommended practice is to segment the board into a high-speed area, a medium-speed area and a low-speed area. The circuit areas with high current requirements (i.e., buffer circuits and high-speed logic) should be as close to the power supplies as possible; low-speed circuit areas can be furthest away.

Decoupling capacitors should be adjacent to all buffer chips; they should be distributed throughout the logic: one capacitor per chip. Transmission lines need to be terminated to keep reflections minimal. To minimize crosstalk, long signal lines should not be close together.

Crosstalk


The problem of crosstalk and how to deal with it is becoming more important as system performance and board densities increase. Crosstalk is the capacitive coupling of signals from one line to another. The amplitude of the noise generated on the inactive line is directly related to the edge rates of the signal on the active line, the proximity of the two lines and the distance that the two lines are adjacent.

Crosstalk has two basic causes. Forward crosstalk, Figure 4-13a, is caused by the wavefront propagating down the printed circuit trace at two different velocities. This difference in velocities is due to the difference in the dielectric constants of air ($\varepsilon_{\Gamma}=1$) and epoxy glass ($\varepsilon_{\Gamma}=4.7$). As the wave propagates down the trace, this difference in velocities will cause one edge to reach the end before the other. This delay is the cause of forward crosstalk; it increases with longer trace length, so consequently the magnitude of forward crosstalk will increase with distance.

Reverse crosstalk, Figure 4-13b, is caused by the mutual inductance and capacitance between the lines which is a transformer action. Reverse crosstalk increases linearly with distance up to a critical length. This critical length is the distance that the signal can travel during its rise or fall time.

Although crosstalk cannot be totally eliminated, there are some design techniques that can reduce system problems

Figure 4-13a. Forward Crosstalk on PCB Traces




Key	Vertical Scale	Horizontal Scale
Active Driver	1.0 V/Div	50 ns/Div
Forward Crosstalk	0.2 V/Div	5.0 ns/Div
Active Receiver	1.0 V/Div	5.0 ns/Div

This figure shows traces taken on a test fixture designed to exaggerate the amplitude of crosstalk pulses.

resulting from crosstalk. FACT's industry-leading noise margins make systems immune to crosstalk-related problems easier to design. FACT's AC noise margins, shown in Figures 4-14a and 4-14b, exemplify the outstanding immunity to everyday noise which can effect system reliability.

Figure 4-13b. Reverse Crosstalk on PCB Traces



Key	Vertical Scale	Horizontal Scale
Active Driver	1.0 V/Div	50 ns/Div
Reverse Crosstalk	0.2 V/Div	5.0 ns/Div
—— Active Receiver	1.0 V/Div	5.0 ns/Div

This figure shows traces taken on a test fixture designed to exaggerate the amplitude of crosstalk pulses.

Figure 4-14a. High Noise Margin






Figure 4-14b. Low Noise Margin



With over 2 V of noise margins, the FACT family offers better noise rejection than any other comparable technology.

In any design, the distance that lines run adjacent to each other should be kept as short as possible. The best situation is when the lines are perpendicular to each other. For those situations where lines must run parallel, the effects of crosstalk can be minimized by line termination. Terminating a line in its characteristic impedance reduces the amplitude of an initial crosstalk pulse by 50%. Terminating the line will also reduce the amount of ringing. Crosstalk problems can also be reduced by moving liens further apart or by inserting ground lines or planes between them.

Figure 4-15. Effects of Termination on Crosstalk



Ground Bounce

Ground bounce occurs as a result of the intrinsic characteristics of the leadframes and bondwires of the packages used to house CMOS devices. As edge rates and drive capability increase in advanced logic families, the effects of these intrinsic electrical characteristics become more pronounced.

Figure 4-16a shows a simple circuit model for a device in a leadframe driving a standard test load. The inductor L1 represents the parasitic inductance in the ground lead of the package; inductor L2 represents the parasitic inductance in the power lead of the package; inductor L3 represents the parasitic inductance in the output lead of the package; the resistor R1 represents the output impedance of the device output, and the capacitor and resistor C_L and R_L represent the standard test load on the output of the device.

Figure 4-16a. Output Model




Figure 4-16b. Output Voltage



Figure 4-16c. Output Current



Figure 4-16d, Inductor Voltage



The three waveforms shown in Figures 4-16b, c and d, depict how ground bounce is generated. The first waveform shows the voltage (V) across the load as it is switched from a logic HIGH to a logic LOW. The output slew rate is dependent upon the characteristics of the output transistor, the inductors L1 and L3, and C_L , the load capacitance. The second waveform shows the current that is generated as the capacitor discharges [I = $C_L \cdot \text{dV/dt}$]. The third waveform shows the voltage that is induced across the inductance in the ground lead due to the changing currents [Vgb = $-L \cdot (\text{dI/dt})$].

There are many factors which affect the amplitude of the ground bounce. Included are:

- Number of outputs switching simultaneously: more outputs results in more ground bounce.
- Type of output load: capacitive loads generate two to three times more ground bounce than typical system traces. Increasing the capacitive load to approximately 60–70 pF increases ground bounce. Beyond 70 pF, ground bounce drops off due to the filtering effect of the load. Moving the load away from the output reduces the ground bounce.
- Location of the output pin: outputs closer to the ground pin exhibit less ground bounce than those further away.
- Voltage: lowering V_{CC} reduces ground bounce.
- Test fixtures: standard test fixtures generate 30 to 50% more ground bounce than a typical system since they use capacitive loads which both increase the AC load and form LCR tank circuits that oscillate.

Ground bounce produces several symptoms:

- Altered device states. FACT logic does not exhibit this symptom.
- Propagation delay degradation. FACT devices are characterized not to degrade more than 250 ps per additional output switching.
- Undershoot on active outputs. The worst-case undershoot will be approximately equal to the worst-case quiet output noise.
- Quiet output noise. FACT logic's worst-case quiet output noise has been measured to be approximately 500-1100 mV in actual system applications.

Observing either one of the following rules is sufficient to avoid running into any of the problems associated with ground bounce:

- First, use caution when driving asynchronous TTL-level inputs from CMOS octal outputs, or
- Second, use caution when running control lines (set, reset, load, clock, chip select) which are glitch-sensitive through the same devices that drive data or address lines.

When it is not possible to avoid the above conditions, there are simple precautions available which can minimize ground bounce noise. These are:

- Locate these outputs as close to the ground pin as possible.
- Use the lowest V_{CC} possible or separate the power supplies.
- Use board design practices which reduce any additive noise sources, such as crosstalk, reflections, etc.

Design Rules

The set of design rules listed below are recommended to ensure reliable system operation by providing the optimum power supply connection to the devices. Most designers will recognize these guidelines as those they have employed with advanced bipolar logic families.

- Use multi-layer boards with V_{CC} and ground planes, with the device power pins soldered directly to the planes to insure the lowest power line impedances possible.
- Use decoupling capacitors for every device, usually 0.1 μ F should be adequate. These capacitors should be located as close to the ground pin as possible.
- Do not use sockets or wirewrap boards whenever possible.
- Do not connect capacitors from the outputs directly to ground.

Decoupling Requirements

Motorola Advanced CMOS, as with other highperformance, high-drive logic families, has special decoupling and printed circuit board layout requirements. Adhering to these requirements will ensure the maximum advantages are gained with FACT products.

1/16" GLASS-EPOXY GROUND PLANE A) 50 Ω V_{CC} V_{CC} IMPEDANCE 1/16" BOARD B) 100 Ω V_{CC} IMPEDANCE 1/16" BOARD GND C) 68 Ω V_{CC} GND IMPEDANCE **EPOXY GLASS** 1/16" BOARD D) 100 Ω V_{CC} E) 2.0 Ω V_{CC} IMPEDANCE IMPEDANCE


Figure 4-17. Power Distribution Impedances

Local high frequency decoupling is required to supply power to the chip when it is transitioning from a LOW to a HIGH value. This power is necessary to charge the load capacitance or drive a line impedance. Figure 4-17 displays various V_{CC} and ground layout schemes along with associated impedances.

For most power distribution networks, the typical impedance is between 50 and 100 ohms. This impedance appears

in series with the load impedance and will cause a droop in the V_{CC} at the part. This limits the available voltage swing at the local node, unless some form of decoupling is used. This drooping of rails will cause the rise and fall times to become elongated. Consider the example described in Figure 4-18 to calculate the amount of decoupling necessary. This circuit utilizes an 'AC240 driving a 100 ohm bus from a point somewhere in the middle.

Figure 4-18. Octal Buffer Driving a 100 Ohm Bus



Being in the middle of the bus, the driver will see two 100 ohm loads in parallel, or an effective impedance of 50 ohms. To switch the line from rail to rail, a drive of 94 mA is needed; more than 750 mA will be required if all eight lines switch at once. This instantaneous current requirement will generate a voltage across the impedance of the power lines, causing the actual $V_{\rm CC}$ at the chip to droop. This droop limits the voltage swing available to the driver. The net effect of the voltage droop will lengthen device rise and fall times and slow system operation. A local decoupling capacitor is required to act as a low impedance supply for the driver chip during high current conditions. It will maintain the voltage within acceptable limits and keep rise and fall times to a minimum. The necessary values for decoupling capacitors can be calculated

with the formula given in Figure 4-19.

In this example, if the V_{CC} droop is to be kept below 0.1 V and the edge rate equals 4 ns, a 0.03 μF capacitor is needed.

It is good practice to distribute decoupling capacitors evenly through the logic, placing one capacitor for every package.

Capacitor Types

Decoupling capacitors need to be of the high K ceramic type with low equivalent series resistance (ESR), consisting primarily of series inductance and series resistance. Capacitors using 5ZU dielectric have suitable properties and make a good choice for decoupling capacitors; they offer minimum cost and effective performance.

Figure 4-19. Formula for Calculating Decoupling Capacitors

$$V_{CC} = \underbrace{\begin{array}{c} V_{CC} \\ V_{CC} \\ \hline \\ V_{CC} \\ \hline \end{array}}_{VCC} \underbrace{\begin{array}{c} V_{CC} \\ V_{CC} \\ \hline \\ V_{CC} \\ \hline \end{array}}_{VCC} \underbrace{\begin{array}{c} V_{CC} \\ V_{CC} \\ \hline \\ V_{CC} \\ \hline \end{array}}_{CB} \underbrace{\begin{array}{c} V_{CC} \\ V_{CC} \\ \hline \\ V_{CC} \\ \hline \end{array}}_{CB} \underbrace{\begin{array}{c} V_{CC} \\ V_{CC} \\ \hline \\ V_{CC} \\ \hline \end{array}}_{CB} \underbrace{\begin{array}{c} V_{CC} \\ V_{CC} \\ \hline \\ V_{CC} \\ \hline \end{array}}_{CB} \underbrace{\begin{array}{c} V_{CC} \\ V_{CC} \\ \hline \\ V_{CC} \\ \hline \end{array}}_{CB} \underbrace{\begin{array}{c} V_{CC} \\ V_{CC} \\ \hline \\ V_{CC} \\ \hline \end{array}}_{CB} \underbrace{\begin{array}{c} V_{CC} \\ V_{CC} \\ \hline \\ V_{CC} \\ \hline \end{array}}_{CB} \underbrace{\begin{array}{c} V_{CC} \\ V_{CC} \\ \end{array}$$


Place one decoupling capacitor adjacent to each package driving any transmission line and distribute others evenly throughout the logic.

TTL-Compatible CMOS Designs Require Delta I_{CC} Consideration

The FACT product line is comprised of two types of advanced CMOS circuits: 'AC and 'ACT devices. 'ACT indicates an advanced CMOS device with TTL-type input thresholds for direct replacement of LS and ALS circuits. As this 'ACT series is used to replace TTL, the Delta ICCT specification must be considered; this spec may be confusing and misleading to the engineer unfamiliar with CMOS.


It is important to understand the concept of Delta I_{CCT} and how to use it within a design. First, consider where Delta I_{CCT} initiates. Most CMOS input structures are of the totem pole type with an n-channel transistor in a series with a p-channel transistor as illustrated below.

Figure 4-20. CMOS Input Structure



These two transistors can be modeled as variable resistors with resistances varying according to the input voltage. The resistance of an ON transistor is approximately 50 ohms while the resistance of an OFF transistor is generally greater than 5 Mohm. When the input to this structure is at either ground or V_{CC}, one transistor will be ON and one will be OFF. The total series resistance of this pair will be the combination of the two individual resistances, greater than 1 μ A. When the input is between ground and VCC, the resistance of the ON transistor will increase while the resistance of the OFF transistor will decrease. The net resistance will drop due to the much larger value of the OFF resistance. The total series resistance can be as low as 600 ohms. This reduction in series resistance of the input structure will cause a corresponding increase in ICC as current flows through the input structure. The following graph depicts typical ICC variance with input voltage for an 'ACT device.

Figure 4-21. ICC versus Input Voltage for 'ACT Devices



The Delta I $_{CC}$ specification is the increase in I $_{CC}$. For each input at V $_{CC}$ -2.1 V, the Delta I $_{CC}$ value should be added to the quiescent supply current to arrive at the circuit's worst-case static I $_{CC}$ value.

Fortunately, there are several factors which tend to reduce the increase in I_{CC} per input. Most TTL devices will be able to drive FACT inputs well beyond the TTL output specification due to FACT's low input loading in a typical system. FAST logic outputs can drive 'ACT-type inputs down to 200 mV and up to 3.5 V. Additionally, the typical I_{CC} increase per input will be less than the specified limit. As shown in the graph above, the I_{CC} increase at V_{CC} -2.1 V is less than 200 μ A in the typical system. Experiments have shown that the I_{CC} of an 'ACT240 series device typically increases only 200 μ A when all of the inputs are connected to a FAST device instead of ground or V_{CC} .

It is important when designing with FACT, as with any TTL-compatible CMOS technology, that the Delta I_{CC} specification be considered. Designers should be aware of the spec's significance and that the data book specification is a worst-case value; most systems will see values that are much less.

Testing Advanced CMOS Devices with I/O Pins

There are more and more CMOS families becoming available which can replace TTL circuits. Although testing these new CMOS units with programs and fixtures which were developed for bipolar devices will yield acceptable results most of the time, there are some cases where this approach will cause the test engineer problems.


Such is the case with parts that have a bidirectional pin, exemplified by the '245 Octal Transceiver. If the proper testing methods are not followed, these types of parts may not pass those tests for I_{CC} and input leakage currents, even when there is no fault with the devices.

CMOS circuits, unlike their bipolar counterparts, have static I_{CC} specification orders of magnitude less than standard load currents. Most CMOS I_{CC} specifications are usually less than 100 μ A. When conducting an I_{CC} test, greater care must be taken so that other currents will not mask the actual I_{CC} of the device. These currents are usually sourced from the inputs and outputs.

Since the static I_{CC} requirements of CMOS devices are so low, output load currents must be prevented from masking the current load of the device during an I_{CC} test. Even a standard 500 ohm load resistor will sink 10 mA at 5 V, which is more than twice the I_{CC} level being tested. Thus, most manufacturers will specify that all outputs must be unloaded during I_{CC} tests.


Another area of concern is identified when considering the inputs of the device. When the input is in the transition region, I_{CC} can be several orders of magnitude greater than the specification. When the input voltage is in the transition region, both the n-channel and the p-channel transistors in the input totem-pole structure will be slightly ON, and a conduction is created from V_{CC} to ground. This conduction path leads to the increased I_{CC} current seen in the I_{CC} vs. V_{IN} curve. When the input is at either rail, the input structure no longer conducts. Most I_{CC} testing is done with all of the inputs tied to either V_{CC} or ground. If the inputs are allowed to float, they will typically float to the middle of the transition region, and the input structure will conduct an order of magnitude more current than the actual I_{CC} of the device under test which is being measured by the tester.

Figure 4-22. ICC versus I_{IN}




When testing the I_{CC} of a CMOS '245, problems can arise depending upon how the test is conducted. Note the structure of the '245's I/O pins illustrated below.

Figure 4-23. '245 I/O Structure



Each I/O pin is connected to both an input device and an output device. The pin can be viewed as having three states: input, output and output disabled. However, only two states actually exist.

Figure 4-24. I/O Pin Internal Structure



The pin is either an input or an output. When testing the I_{CC} of the device, the pins selected as outputs by the T/R signal must either be enabled and left open or be disabled and tied to either rail. If the output device is disabled and allowed to float, the input device will also float, and an excessive amount of current will flow from V_{CC} to ground. A simple rule to follow is to treat any output which is disabled as an input. This will help insure the integrity of an I_{CC} test.

Another area which might precipitate problems is the measurement of the leakages on I/O pins. The I/O pin internal structure is depicted below.


The pin is internally connected to both an input device and an output device; the limit for a leakage test must be the combined I $_{IN}$ specification of the input and the I $_{OZ}$ specification of the output. For FACT devices, I $_{IN}$ is specified at $\pm 1~\mu A$ while I $_{OZ}$ is specified at $\pm 5~\mu A$. Combining these gives a limit of $\pm 6~\mu A$ for I/O pins. Usually, I/O pins will show leakages that are less than the I $_{OZ}$ specification of the output alone.

Testing CMOS circuits is no more difficult than testing their bipolar counterparts. However, there are some areas of concern that will be new to many test engineers beginning to work with CMOS. Becoming familiar with an understanding these areas of concern prior to creating a test philosophy will avert many problems that might otherwise arise later.

Testing Disable Times of 3-State Outputs in a Transmission Line Environment


Traditionally, the disable time of a 3-state buffer has been measured from the 50% point on the disable input, to the 10% or 90% point on the output. On a bench test site, the output waveform is generated by a load capacitor and a pull-up/pull-down resistor. This circuit gives an RC charge/ discharge curve as shown below.

Figure 4-25. Typical Bench 3-State Waveform



ATE test sites generally are unable to duplicate the bench test structure. ATE test loads differ because they are usually programmable and are situated away from the actual device. A commonly used test load is a Wheatstone bridge. The following figure illustrates the Wheatstone bridge test structure when used on the MCT 2000 test-system to duplicate the bench load.


Figure 4-26. MCT Wheatstone Bridge Test Load



The voltage source provides a pull-up/pull-down voltage while the current sources provide I_{OH} and I_{OL}. When devices with slow output slew rates are tested with the ATE load, the resultant waveforms closely approximate the bench waveform, and a high degree of correlation can be achieved. However, when devices with high output slew rates are tested, different results are observed that make correlating tester results with bench results more difficult. This difference is due to the transmission line properties of the test equipment. Most disable tests are preceded by establishing a current flow through the output structure. Typically, these currents will be between 5 mA and 20 mA. The device is then disabled, and a comparator detects when the output has risen to the 10% or 90% level.

Consider the situation where the connection between the device under test (DUT) and the comparator is a transmission line. Visualize the device output as a switch; the effect is easier to see. There is current flowing through the line, and then the switch is opened. At the device end, the reflection coefficient changes from 0 to 1. This generates a current edge flowing back down the line equal to the current flowing in the line prior to the opening of the switch. This current wave will propagate down the line where it will encounter the high impedance tester load. This will cause the wave to be reflected back down the line toward the DUT. The current wave will continue to reflect in the transmission line until it reaches the voltage applied to the tester load. At this point, the current source impedance decreases and it will dissipate the current. A typical waveshape on a modern ATE is depicted in Figure 4-23.


Figure 4-27. Typical ATE 3-State Waveform



4

Transmission line theory states the voltage level of this current wave is equal to the current in the line times the impedance of the line. With typical currents as low as 5 mA

Figure 4-28. Measurement Stepout



and impedances of 50 to 60 ohms, this voltage step can be as minimal has 250 mV. If the comparator was programmed to the 10% point, it would be looking for a step of 550 mV at 5.5 V V_{CC}. Three reflections of the current pulse would be required before the comparator would detect the level. It is this added delay time caused by the transmission line environment of the ATE that may cause parts to fail customers' incoming tests, even though the device meets specifications. The figure below graphically shows this stepout.

Point A represents the typical 50% measurement point on tester driven waveforms. Point B represents the point at which the delay time would be measured on a bench test fixture. Point C represents where the delay time could be measured on ATE fixtures. The delay time measured on the ATE fixture can vary from the bench measured delay time to some greater value, depending upon the voltage level that the tester is set. If the voltage level of the tester is close to voltage levels of the plateaus, the results may become non-repeatable.



Data Sheets


5




MC74AC00 MC74ACT00

Quad 2-Input NAND Gate

- Outputs Source/Sink 24 mA
- 'ACT00 Has TTL Compatible Inputs



QUAD 2-INPUT NAND GATE



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	± 20	mA
l _{out}	DC Output Sink/Source Current, per Pin	±50	mA
Icc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC74AC00 • MC74ACT00

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
		'AC	2.0	5.0	6.0	V
VCC	V _{CC} Supply Voltage	'ACT	4.5	5.0	5.5	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		v _{cc}	V
		V _{CC} @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
AC Devices except Schmitt inputs	V _{CC} @ 5.5 V		25			
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		115/ V
Tj	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
ЮН	Output Current — High				- 24	mA
lor	Output Current — Low				24	mA

^{1.} V_{in} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	AC	74AC					
Symbol	Parameter	V _{CC} (V)	T _A = +25°C		T _A = +25°C			Units	Conditions	
	*		Тур	Gua	ranteed Limits					
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V			
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V			
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$			
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA			
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA			
	*	3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA			
IN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	VI = VCC, GND			
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max			
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min			
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND			

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC00 • MC74ACT00

DC CHARACTERISTICS

	Parameter	74ACT 74ACT					
Symbol		V _{CC} (V)	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
	·		Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
VIL	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu A$
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	. V	I _{OUT} = 50 μA
	0	4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 1 _{OL} 24 mA
IN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6	-	1.5	mA	$V_{I} = V_{CC} - 2.1 V$
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol Parameter			74AC			74AC T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
		V _{CC} *	V_{CC}^* $T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$						
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay	3.3 5.0	2.0 1.5	7.0 6.0	9.5 8.0	2.0 1.5	10.0 8.5	ns	3-5
tPHL	Propagation Delay	3.3 5.0	1.5 1.5	5.5 4.5	8.0 6.5	1.0 1.0	8.5 7.0	ns	3-5

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol Parameter			74ACT			74ACT T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
		V _{CC} *	T _A = +25°C C _L = 50 pF						
			Min	Тур	· Max	Min	Max		
^t PLH	Propagation Delay	5.0	1.5	5.5	9.0	1.0	9.5	ns	3-5
^t PHL	Propagation Delay	5.0	1.5	4.0	7.0	1.0	8.0	ns	3-5

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE


Symbol	ol Parameter Value Typ			Test Conditions		
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 \text{ V}$		
C _{PD}	Power Dissipation Capacitance	30	pF	$V_{CC} = 5.0 \text{ V}$		



MC74AC02 MC74ACT02

Quad 2-Input NOR Gate

- Outputs Source/Sink 24 mA
- 'ACT02 Has TTL Compatible Inputs



QUAD 2-INPUT NOR GATE



CASE 646-06 PLASTIC



D SUFFIX CASE 751A-02 PLASTIC

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
Icc	DC V _{CC} or GND Current per Output Pin	± 50	mA
T _{sta}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC74AC02 • MC74ACT02

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
V _{CC}	Supply Voltage	'AC	2.0	5.0	6.0	
	Cappi, Tollago	'ACT	4.5	5.0	5.5	\ \ \
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	Input Voltage, Output Voltage (Ref. to GND)			Vcc	V
	I I I I I I I I I I I I I I I I I I I	V _{CC} ((i 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} ((: 4.5 V		40		ns/V
		V _{CC} ((: 5.5 V		25		1
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} ((: 4.5 V		10		
474	'ACT Devices except Schmitt Inputs	V _{CC} ((: 5.5 V		8.0		ns/V
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
loн	Output Current — High				- 24	mA
loL	Output Current — Low				24	mA

^{1.} V_{In} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{In} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	1AC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		*
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
VOL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA IOL 24 mA 24 mA
lIN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	V _I = V _{CC} , GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
ICC	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.
Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC02 ● MC74ACT02

DC CHARACTERISTICS

			74/	CT	74ACT		
Symbol	Parameter	V _{CC}	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu A$
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	$I_{OUT} = 50 \mu A$
		4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 1 _{OL} 24 mA
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔΙCCT	Additional Max. I _{CC} /Input	5.5	0.6		1.5	mA -	$V_I = V_{CC} - 2.1 V$
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
Icc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	Parameter	-		74AC		74AC			
Symbol		V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay	3.3 5.0	1.5 1.5	5.0 4.0	7.5 6.0	1.0 1.0	8.0 6.5	ns	3-5
^t PHL	Propagation Delay	3.3 5.0	1.5 1.5	5.0 4.5	7.5 6.5	1.0 1.0	8.0 7.0	ns	3-5

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	Parameter		74ACT TA = +25°C CL = 50 pF			74	CT		
Symbol		V _{CC} *				$T_A = -40^{\circ}C$ to +85°C $C_L = 50 \text{ pF}$		Units	Fig. No.
			Min	Тур	Max	Min	Max		
tPLH	Propagation Delay	5.0	1.5		8.5	1.0	9.0	ns	3-6
tPHL	Propagation Delay	5.0	1.5		9.5	1.0	10	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE


Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	30	pF	$V_{CC} = 5.0 V$



MC74AC04 MC74ACT04

Hex Inverter

- Outputs Source/Sink 24 mA
- 'ACT04 Has TTL Compatible Inputs



HEX INVERTER



CASE 646-06 PLASTIC



D SUFFIX CASE 751A-02 PLASTIC

MAXIMUM RATINGS*

Symbol	Parameter .	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC74AC04 ● MC74ACT04

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
		'AC	2.0	5.0	6.0	V
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to GN	ND)	0		Vcc	V
		V _{CC} (w 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs			40		ns/V
	AC Devices except Schmitt inputs	V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		113/ V
TJ	Junction Temperature (PDIP)				140	°C
ТА	Operating Ambient Temperature Range		-40	25	85	°C
IOH	Output Current — High				-24	mA
loL	Output Current — Low				24	mA

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	AC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	-1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
Vон	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu A$
	,	3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*VIN = VIL or VIH - 12 mA IOH - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND
lOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
ICC	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

*Maximum test duration 2.0 ms, one output loaded at a time.

*Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC04 • MC74ACT04

DC CHARACTERISTICS

			74.	ACT	74ACT		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V _{IL}	Maximum Low Level input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu A$
		4.5 5.5		3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
-	÷	4.5 5.5	*	0.36 0.36	0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 24 mA 1 _{OL} 24 mA
IN	Maximum Input . Leakage Current	5.5		± 0.1	±1.0	μΑ	$V_I = V_{CC}$, GND
ΔI _{CCT}	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

$\begin{tabular}{ll} \bf AC\ CHARACTERISTICS\ (For\ Figures\ and\ Waveforms -- See\ Section\ 3) \end{tabular}$

	Parameter			74AC		74AC			
Symbol		V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay	3.3 5.0	1.5 1.5	4.5 4.0	9.0 7.0	1.0 1.0	10 7.5	ns	3-5
^t PHL	Propagation Delay	3.3 5.0	1.5 1.5	4.5 3.5	8.5 6.5	1.0 1.0	9.5 7.0	ns	3-5

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter	V _{CC} *	74ACT TA = +25°C CL = 50 pF			74/	ACT		
						T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
tPLH	Propagation Delay	5.0	1.5		8.5	1.0	9.0	ns	3-6
tPHL	Propagation Delay	5.0	1.5		8.0	1.0	8.5	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE


Symbol			Units	Test Conditions	
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V	
C _{PD}	Power Dissipation Capacitance	30	pF	V _{CC} = 5.0 V	



MC74AC08 MC74ACT08

Quad 2-Input AND Gate

- Outputs Source/Sink 24 mA
- 'ACT08 Has TTL Compatible Inputs



QUAD 2-INPUT AND GATE



N SUFFIX CASE 646-06 PLASTIC



D SUFFIX CASE 751A-02 PLASTIC

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit	
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V	
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V	
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧	
lin	DC Input Current, per Pin	±20	mA	
lout	DC Output Sink/Source Current, per Pin	±50	mA	
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA	
T _{stq}	Storage Temperature	- 65 to +150	°C	

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC74AC08 ● MC74ACT08

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	'AC	2.0	5.0	6.0	Ī
		'ACT	4.5	5.0	5.5	- v
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	.0		Vcc	. , ·V	
	Innut Discount Full Time (No. 1)	V _{CC} @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} (<i>u</i> 4.5 V		40		ns/V
	· ·	V _{CC} @ 5.5 V		25		
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
1/ 1	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
loн	Output Current — High				- 24	mA
loL	Output Current — Low				24	mA

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	AC	74AC			
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
Vон	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu A$	
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA	
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA	
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA	
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND	
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min	
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND	

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC08 ● MC74ACT08

DC CHARACTERISTICS

			744	CT	74ACT			
Symbol	Parameter	Vcc (V)	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions	
		-	Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$	
		4.5 5.5		3.86 4.86	3.76 4.76	٧	$*V_{IN} = V_{IL} \text{ or } V_{IH}$ -24 mA l_{OH} -24 mA	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	. 0.1 0.1	0.1 0.1	٧	I _{OUT} = 50 μA	
		4.5 5.5		0.36 0.36	0.44 0.44	V	$*V_{IN} = V_{IL} \text{ or } V_{IH}$ ^{1}OL $^{24} \text{ mA}$ $^{24} \text{ mA}$	
IIN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND	
ΔΙCCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1 \text{ V}$	
lord	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
JOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min	
Icc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	$V_{IN} = V_{CC}$ or GND	

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

			74AC T _A = +25°C C _L = 50 pF			74AC T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
Symbol	Parameter	V _{CC} *							
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay	3.3 5.0	1.5 1.5	7.5 5.5	9.5 7.5	1.0 1.0	10.0 8.5	ns	3-5
t _{PHL}	Propagation Delay	3.3 5.0	1.5 1.5	7.0 5.5	8.5 7.0	1.0 1.0	9.0 7.5	ns	3-5

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC08 ● MC74ACT08

$\begin{tabular}{ll} {\bf AC\ CHARACTERISTICS}\ (For\ Figures\ and\ Waveforms -- See\ Section\ 3) \\ \end{tabular}$

	Parameter		74ACT T _A = +25°C C _L = 50 pF			74ACT TA = -40°C to +85°C CL = 50 pF		Units	Fig. No.
Symbol		V _{CC} * (V)							
			Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay	5.0	1.5		9.0	1.0	10.0	ns	3-5
tPHL	Propagation Delay	5.0	1.5		9.0	1.0	10.0	ns	3-5

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE


Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	20	pF	V _{CC} = 5.0 V



MC74AC10 MC74ACT10

Triple 3-Input NAND Gate

- Outputs Source/Sink 24 mA
- 'ACT10 Has TTL Compatible Inputs



TRIPLE 3-INPUT NAND GATE



N SUFFIX CASE 646-06 PLASTIC



D SUFFIX CASE 751A-02 PLASTIC

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
l _{out}	DC Output Sink/Source Current, per Pin	± 50	mA
lcc	DC VCC or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC74AC10 • MC74ACT10

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit	
Vcc	Supply Voltage	'AC	2.0	5.0	6.0		
- 00	- Cappiy Voltage	'ACT	4.5	5.0	5.5	V	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	0		Vcc	V		
t _r , t _f	ार्ट	V _{CC} @ 3.0 V		150			
	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V	
		V _{CC} @ 5.5 V		25			
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10			
474	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V	
Tj	Junction Temperature (PDIP)				140	°C	
TA	Operating Ambient Temperature Range		-40	25	85	°C	
loн	Output Current — High				- 24	mA	
loL	Output Current — Low			24	mA		

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	AC	74AC			
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions	
	1		Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$	
	·	3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA	
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	ΙΟυΤ = 50 μΑ	
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA	
liN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	V _I = V _{CC} , GND	
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min	
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND	

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

			74	ACT	74ACT			
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
V _{IL}	Maximum Low Level	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$	
	(ie)	4.5 5.5		3.86 4.86	3.76 4.76	٧.	*V _{IN} = V _{IL} or V _{IH} -24 mA I _{OH} -24 mA	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	$I_{OUT} = 50 \mu A$	
	Carpar to a said	4.5 5.5		0.36 0.36	0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 24 mA 10L 24 mA	
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND	
ΔICCT	Additional Max. Icc/Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1 V$	
OLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min	
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	$V_{IN} = V_{CC}$ or GND	

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC			AC]	
Symbol Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF		$T_A = -40^{\circ}C$ to +85°C $C_L = 50 \text{ pF}$		Units	Fig. No.		
			Min	Тур	Max	Min	Max		
[†] PLH	Propagation Delay	3.3 5.0	1.5 1.5	6.0 4.5	9.5 7.0	1.0 1.0	10.5 8.0	ns	3-5
tPHL	Propagation Delay	3.3 5.0	1.5 1.5	5.5 4.0	8.5 6.0	1.0 1.0	10.0 6.5	ns	3-5

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC10 • MC74ACT10

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

			74ACT			74ACT			
Symbol	Parameter	V _{CC} *		A = +25 CL = 50 p		to +	−40°C ·85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay	5.0	1.5		9.0	1.0	10.0	ns	3-5
t _{PHL}	Propagation Delay	5.0	1.5		8.0	1.0	8.5	ns	3-5

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V


CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	25	pF	V _{CC} = 5.0 V




Triple 3-Input AND Gate

- Outputs Source/Sink 24 mA
- 'ACT11 Has TTL Compatible Inputs



MC74AC11 MC74ACT11

TRIPLE 3-INPUT AND GATE



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Sink/Source Current, per Pin	± 50	mA
lcc	DC V _{CC} or GND Current per Output Pin	± 50	mA
T _{stq}	Storage Temperature	-65 to +150	°C

^{**}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC74AC11 • MC74ACT11

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	'AC	2.0	5.0	6.0	
	Jappi, Tollago	'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to GND)		0 `.		Vcc	V
	Invest Birms of Edition (1)	V _{CC} @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
1, 1	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
Tj	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
Іон	Output Current — High				- 24	mA
loL	Output Current — Low				24	mA

^{1.} V_{In} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{In} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

	Parameter		74	IAC	74AC		
Symbol		V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
Vон	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V.	$I_{OUT} = -50 \mu A$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
VOL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
IIN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} (@ 3.0 V are guaranteed to be less than or equal to the respective limit (@ 5.5 V V_{CC}.

MC74AC11 • MC74ACT11

DC CHARACTERISTICS

			74/	ACT	74ACT		
Symbol	Parameter	V _{CC}	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 24 mA I _{OL} 24 mA
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	$V_{IN} = V_{CC}$ or GND

*All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC			AC]	
Symbol Parameter		V _{CC} *	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.	
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay	3.3 5.0	1.5 1.5	5.5 4.0	9.5 8.0	1.0 1.0	10.0 8.5	ns	3-5
^t PHL	Propagation Delay	3.3 5.0	1.5 1.5	5.5 4.0	8.5 7.0	1.0 1.0	9.5 7.5	ns	3-5

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC11 ● MC74ACT11

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

			74ACT			74ACT			
Symbol	Parameter	V _{CC} * (V)		A = +25 L = 50 p		to +	−40°C 85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max		
tPLH	Propagation Delay	5.0	1.5		9.5	1.0	10.5	ns	3-5
tPHL	Propagation Delay	5.0	1.5		9.5	1.0	10.5	ns	3-5

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	20	pF	V _{CC} = 5.0 V



Hex Inverter Schmitt Trigger

The MC74AC14/74ACT14 contains six logic inverters which accept standard CMOS input signals (TTL levels for MC74ACT14) and provide standard CMOS output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have a greater noise margin than conventional inverters.

The MC74AC14/74ACT14 has hysteresis between the positive-going and negative-going input thresholds (typically 1.0 V) which is determined internally by transistor ratios and is essentially insensitive to temperature and supply voltage variations.


- Schmitt Trigger Inputs
- Outputs Source/Sink 24 mA
- 'ACT14 Has TTL Compatible Inputs


FUNCTION TABLE

Input	Output
Α	0
L	Н
Н	L

MC74AC14 MC74ACT14

HEX INVERTER SCHMITT TRIGGER





MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{CC}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} + 0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
Icc	DC VCC or GND Current per Output Pin	±50	mA
T _{sta}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC74AC14 • MC74ACT14

RECOMMENDED OPERATING CONDITIONS

Parameter		Min	Тур	Max	Unit
Supply Voltage	'AC	2.0	5.0	6.0	
, , , , , , , , , , , , , , , , , , ,	'ACT	4.5	5.0	5.5	\ \ \ \
DC Input Voltage, Output Voltage (Ref. to GND)		0		VCC	V
January Diversity of State of	V _{CC} @ 3.0 V		150	- 55	
'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
	V _{CC} @ 5.5 V		25		
Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
'ACT Devices except Schmitt Inputs	V _{CC} (a 5.5 V		8.0		ns/V
Junction Temperature (PDIP)				140	°C
Operating Ambient Temperature Range		-40	25		°C
Output Current — High					mA
Output Current — Low					mA
	Supply Voltage DC Input Voltage, Output Voltage (Ref. to Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs Input Rise and Fall Time (Note 2) 'ACT Devices except Schmitt Inputs Junction Temperature (PDIP) Operating Ambient Temperature Range Output Current — High	Supply Voltage	Supply Voltage	Supply Voltage	Supply Voltage

V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	AC	74AC			
VOH	Parameter	V _{CC}	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu A$	
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA	
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA	
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA	
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND	
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
OHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Mir	
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μĀ	V _{IN} = V _{CC} or GND	

*All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.
Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V VCC·

MC74AC14 • MC74ACT14

			74	CT	74ACT			
Symbol	Parameter	Vcc (V)	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$	
		4.5 5.5		3.86 4.86	3.76 4.76	٧	$ ^{*V}_{IN} = V_{IL} \text{ or } V_{IH} $ $-24 \text{ mA} $ $-24 \text{ mA} $	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧ .	$I_{OUT} = 50 \mu A$	
	Output voilings	4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 1 _{OL} 24 mA	
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}$, GND	
ΔICCT	Additional Max. Icc/Input	5.5	0.6		1.5	mA	$V_{\parallel} = V_{CC} - 2.1 \text{ V}$	
OLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
OHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Mir	
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	$V_{IN} = V_{CC}$ or GND	

^{*}All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC14 ● MC74ACT14

INPUT CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	V _{CC} (V)	74AC Typ @ T _A = 25°C	74AC T _A = -40° to +85°C	Units	Test Conditions
V _{t+}	Maximum Positive Threshold	3.0 4.5 5.5	2.2 3.2 3.9	2.0	V	T _A = Worst Case
V _t -	Minimum Negative Threshold	3.0 4.5 5.5	0.5 0.9 1.1	0.8	٧	T _A = Worst Case
V _{h(max)}	Maximum Hysteresis	3.0 4.5 5.5	1.2 1.4 1.6	1.2	V	T _A = Worst Case
V _{h(min)}	Minimum Hysteresis	3.0 4.5 5.5	0.3 0.4 0.5	0.4	v	T _A = Worst Case

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

				74AC			AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.	
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay	3.3 5.0	1.5 1.5	9.5 7.0	13.5 10.0	1.5 1.5	15.0 11.0	ns	3-5
^t PHL	Propagation Delay 3.3 is 3.3 V ± 0.3 V	3.3 5.0	1.5 1.5	7.5 6.0	11.5 8.5	1.5 1.5	13.0 9.5	ns	3-5

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

				74ACT		74ACT			
Symbol	Parameter	V _{CC} * (V)		A = +25° CL = 50 p		to +	−40°C -85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max		
tPLH	Propagation Delay	5.0	1.5		11.5	1.0	12.5	ns	3-5
tPHL	Propagation Delay	5.0	1 -					113	3-5
	5.0 is 5.0 V ± 0.5 V	5.0	1.5		10.0	1.0	11.0	ns	3-5

Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE


Parameter	Value Typ	Units	Test Conditions
Input Capacitance	4.5	pF	V _{CC} = 5.0 V
Power Dissipation Capacitance	25	pF	V _{CC} = 5.0 V
	Input Capacitance	Input Capacitance 4.5	Input Capacitance Power Dissipation Capacitance Typ Units 4.5 pF



MC74AC32 MC74ACT32

Quad 2-Input OR Gate

- Outputs Source/Sink 24 mA
- 'ACT32 Has TTL Compatible Inputs



QUAD 2-INPUT OR GATE



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Sink/Source Current, per Pin	± 50	mA
lcc	DC V _{CC} or GND Current per Output Pin	± 50	mA
T _{sta}	Storage Temperature	-65 to +150	°C

Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC74AC32 ● MC74ACT32

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	'AC	2.0	5.0	6.0	
-00	Supply Vollage	'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to GND)		0	1	Vcc	V
		VCC @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
1/ 1	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	
loн	Output Current — High				-24	mA
lol .	Output Current — Low				24	mA

V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.
 V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

			74	AC	74AC		30.
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	· v	$I_{OUT} = -50 \mu A$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
VOL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min
ICC	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time. Note: I_{IN} and I_{CC} $(\alpha 3.0 \text{ V})$ are guaranteed to be less than or equal to the respective limit $(\alpha 5.5 \text{ V})$ VCC·

MC74AC32 • MC74ACT32

DC CHARACTERISTICS

			74/	CT	74ACT		-
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Guai	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0	2.0 2.0	. V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -24 mA IOH -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	$I_{OUT} = 50 \mu\text{A}$
		4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA I _{OL} 24 mA
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND
ΔΙCCT	Additional Max. Icc/Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1 V$
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
OHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			$T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay	3.3 5.0	1.5 1.5	7.0 5.5	9.0 7.5	1.5 1.0	10.0 8.5	ns	3-5
tPHL	Propagation Delay	3.3 5.0	1.5 1.5	7.0 5.0	8.5 7.0	1.0 1.0	9.0 7.5	ns	3-5

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC32 • MC74ACT32

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT		74.	ACT		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay	5.0	1.5		9.0	1.0	10.0	ns	3-6
tPHL	Propagation Delay	5.0	1.5		9.0	1.0	10.0	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	- Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	20	pF	V _{CC} = 5.0 V



Dual D-Type Positive Edge-Triggered Flip-Flop

The MC74AC74/74ACT74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, $\overline{\mathbf{Q}}$) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

Asynchronous Inputs:

LOW input to SD (Set) sets Q to HIGH level LOW input to CD (Clear) sets Q to LOW level


Clear and Set are independent of clock

Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Ω and $\overline{\Omega}$ HIGH

Outputs Source/Sink 24 mA

'ACT74 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

Data Inputs D₁, D₂ CP_1 , $\overline{C}P_2$ Clock Pulse Inputs **Direct Clear Inputs** \overline{C}_{D1} , \overline{C}_{D2} Direct Set Inputs <u>s_{D1}, s_{D2}</u> $Q_1, \overline{Q}_1, \overline{Q}_2, \overline{Q}_2$ Outputs

TRUTH TABLE (Each Half)

	Inp	Out	puts		
\overline{s}_D	<u></u>	СР	D	d	ā
L	Н	Х	Х	Н	L
Н	L	X	Х	L	Н
L	L	X	X	Н	Н
Н	Н	1	Н	Н	L
Н	Н	7	L	L	Н
Н	Н	L	X	α_0	\overline{a}_0

H = HIGH Voltage Level

L = LOW Voltage Level

= Immaterial


= LOW-to-HIGH Clock Transition


 $Q_0(\overline{Q}_0) = \text{Previous } Q(\overline{Q}) \text{ before}$

LOW-to-HIGH Transition of Clock


MC74AC74 MC74ACT74

DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP





MC74AC74 ● MC74ACT74



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Reférenced to GND)	-0.5 to V _{CC} +0.5	v
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	v
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	± 50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit	
V _{CC}	Supply Voltage	'AC	2.0	5.0	6.0		
		'ACT	4.5	5.0	5.5	\	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	0		Vcc	V		
	Innut Dings of 5 Horizontal	V _{CC} @ 3.0 V		150			
t _r , t _f	t _f Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V	
		V _{CC} @ 5.5 V		25	25		
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10			
	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V	
TJ	Junction Temperature (PDIP)				140	°C	
TA	Operating Ambient Temperature Range		-40	25	85	°C	
ЮН	Output Current — High				-24	mA	
loL	Output Current — Low				24	mA	

^{1.} V_{In} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{In} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

			74	AC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧ ,	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
Vон	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu A$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	$I_{OUT} = 50 \mu\text{A}$
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
liN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	$V_I = V_{CC}$, GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Ma
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Mi
Icc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	$V_{IN} = V_{CC}$ or GNE

^{*}All outputs loaded; thresholds on input associated with output under test.

*Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC74 ● MC74ACT74

DC CHARACTERISTICS

			74	ACT	74ACT		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	$I_{OUT} = 50 \mu\text{A}$
	-	4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 24 mA
lN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
IOLD	†Minimum Dynamic	5.5		_	75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

			74AC T _A = +25°C C _L = 50 pF			74AC TA = -40°C to +85°C CL = 50 pF			
Symbol	Parameter	V _{CC} * (V)						Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
f _{max}	Maximum Clock Frequency	3.3 5.0	100 140	125 160		95 125		MHz	3-3
^t PLH	Propagation Delay \overline{C}_{Dn} or \overline{S}_{Dn} to \overline{Q}_{n}	3.3 5.0	5.0 3.5	8.0 6.0	12.0 9.0	4.0 3.0	13.0 10.0	ns	3-6
^t PHL	Propagation Delay \overline{C}_{Dn} or \overline{S}_{Dn} to \overline{Q}_{n}	3.3 5.0	4.0 3.0	10.5 8.0	12.0 9.5	3.5 2.5	13.5 10.5	ns	3-6
^t PLH	Propagation Delay CP_n to Q_n or $\overline{\operatorname{Q}}_n$	3.3 5.0	4.5 3.5	8.0 6.0	13.5 10.0	4.0 3.0	16.0 10.5	ns	3-6
^t PHL	Propagation Delay CP_n to Q_n or \overline{Q}_n	3.3 5.0	3.5 2.5	8.0 6.0	14.0 10.0	3.5 2.5	14.5 10.5	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC74 • MC74ACT74

AC OPERATING REQUIREMENTS

			74	AC	74AC		
Symbol	Parameter	V _{CC} *	TA = CL =	+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
	•		Тур	Guaranto	eed Minimum		
ts	Set-up Time, HIGH or LOW	3.3 5.0	1.5 1.0	4.0 3.0	4.5 3.0	ns	3-9
th	Hold Time, HIGH or LOW	3.3 5.0	-2.0 -1.5	0.5 0.5	0.5 0.5	ns	3-9
t _W	CP _n or \overline{C}_{Dn} or \overline{S}_{Dn} Pulse Width	3.3 5.0	3.0 2.5	5.5 4.5	7.0 5.0	ns	3-6
t _{rec}	Recovery Time CDn or SDn to CP	3.3 5.0	-2.5 -2.0	0 0	0 0.	ns	3-9

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

				74ACT		74/	ACT		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0	145	210		125		MHz	3-3
tPLH	Propagation Delay \overline{C}_{Dn} or \overline{S}_{Dn} to Ω_n or $\overline{\Omega}_n$	5.0	3.0	5.5	9.5	2.5	10.5	ns	3-6
tPHL	Propagation Delay \overline{C}_{Dn} or \overline{S}_{Dn} to Ω_n or $\overline{\Omega}_n$	5.0	3.0	6.0	10.0	3.0	11.5	ns	3-6
tPLH	Propagation Delay CP_n to Q_n or $\overline{\operatorname{Q}}_n$	5.0	4.0	7.5	11.0	4.0	13.0	ns	3-6
^t PHL	Propagation Delay CP_n to Q_n or \overline{Q}_n	5.0	3.5	6.0	10.0	3.0	11.5	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

-			74/	ACT	74ACT			
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF		T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	Fig. No.
			Тур	Guarante	eed Minimum			
ts	Set-up Time, HIGH or LOW D _n to CP _n	5.0	1.0	3.0	3.5	ns	3-9	
th	Hold Time, HIGH or LOW D _n to CP _n	5.0	-0.5	1.0	1.0	ns	3-9	
t _W	CP _n or \overline{C}_{Dn} or \overline{S}_{Dn} Pulse Width	5.0	3.0	5.0	6.0	ns	3-6	
t _{rec}	Recovery Time CDn or SDn to CP	5.0	-2.5	0	0	ns	3-9	


^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	 Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	35	pF	$V_{CC} = 5.0 \text{ V}$

Quad 2-Input Exclusive-OR Gate

Outputs Source/Sink 24 mA



QUAD 2-INPUT EXCLUSIVE-OR GATE



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	v
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC74AC86 • MC74ACT86

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
		'AC	2.0	5.0	6.0	V
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	OC Input Voltage, Output Voltage (Ref. to GND)			V _{CC}	V
III Gut				150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , tf	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		115/ V
Tj	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
ОН	Output Current — High				-24	mA
loL	Output Current — Low				24	mA

^{1.} V_{in} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

			74	AC	74AC		
Symbol	Parameter	V _{CC} (V)	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -12 mA I _{OH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
lIN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.
Note: I_{IN} and I_{CC} $\stackrel{(a)}{\sim}$ 3.0 V are guaranteed to be less than or equal to the respective limit $\stackrel{(a)}{\sim}$ 5.5 V V_{CC}.

MC74AC86 • MC74ACT86

DC CHARACTERISTICS

			74	ACT	74ACT		
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.76 4.76	٧ .	$^{*V}_{IN} = V_{IL} \text{ or } V_{IH}$ $^{-24}_{OH} \text{ mA}$ $^{-24}_{MA}$
VOL	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	I _{OUT} = 50 μA
	9	4.5 5.5		0.36 0.36	0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 24 mA 10L 24 mA
IN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

$\begin{tabular}{ll} \bf AC\ CHARACTERISTICS\ (For\ Figures\ and\ Waveforms\ --\ See\ Section\ 3) \end{tabular}$

			74AC			74AC			
Symbol	Parameter	V _{CC} * (V)		A = +25 C _L = 50 p		to +	−40°C -85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay Inputs to Outputs	3.3 5.0	2.0 1.5	6.0 4.5	11.5 8.5	1.5 1.0	12.5 9.0	ns	3-5
^t PHL	Propagation Delay Inputs to Outputs	3.3 5.0	2.0 1.5	6.5 4.5	11.5 8.5	1.5 1.0	12.5 9.0	ns	3-5

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

			74ACT			74ACT			
Symbol	Parameter	V _{CC} *		A = +25 C _L = 50 p		to -	−40°C -85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay	5.0	1.5	8.5	9.5	1.0	10.0	ns	3-5
^t PHL	Propagation Delay	5.0	1.5	7.0	9.5	1,0	10.5	ns	3-5

^{*}Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	35	pF	V _{CC} = 5.0 V



Dual JK Positive Edge-Triggered Flip-Flop

The MC74AC109/74ACT109 consists of two high-speed completely independent transition clocked $J\overline{K}$ flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The $J\overline{K}$ design allows operation as a D flip-flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J and \overline{K} inputs together.

Asynchronous Inputs:


LOW input to \overline{S}_D (Set) sets Q to HIGH level LOW input to \overline{C}_D (Clear) sets Q to LOW level Clear and Set are independent of clock

Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH

Outputs Source/Sink 24 mA

'ACT109 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

J_1 , J_2 , \overline{K}_1 , \overline{K}_2 CP ₁ , CP ₂	Data Inputs Clock Pulse Inputs
CD1, CD2 SD1, SD2	Direct Clear Inputs
\overline{S}_{D1} , \overline{S}_{D2}	Direct Set Inputs
Ω_1 Ω_2 $\overline{\Omega}_1$ $\overline{\Omega}_2$	Outputs

TRUTH TABLE

		Inputs			Out	puts
≅D	\overline{c}_{D}	CP	J	ĸ	Q	₫
L	Н	Х	Х	Х	Н	L
н	L	Х	Х	Х	L	н
L	L	Х	Х	X	н	н
Н	н		L	L	L	н
н	Н	7	Н	L	Tog	ggle
Н	Н	工	L	н	α_0	₫₀-
Н	Н	Ţ	Н	н	H	L
н	Н	L	Χ	X	σ_0	₫₀-

H = HIGH Voltage Level

L = LOW Voltage Level Γ = LOW-to-HIGH Clock Transition

X = Immaterial


 $Q_0(\overline{Q}_0) = Previous \ Q_0(\overline{Q}_0) \text{ before}$ LOW-to-HIGH Transition of Clock

MC74ACT109

MC74AC109


DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP





MC74AC109 • MC74ACT109

LOGIC DIAGRAM (one half shown)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	± 50	mA
T _{stg}	Storage Temperature	- 65 to + 150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	'AC	2.0	5.0	6.0	
		'ACT	4.5	5.0	5.5	\
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to GND)		. 0		Vcc	V
t _r , t _f	Input Pier and Fall Till (A)	V _{CC} @ 3.0 V	*	150		7.
	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
Tj	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	. 85	°C
loн	Output Current — High				-24	mA
loL	Output Current — Low				24	mA

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

			74	AC	74AC		
Symbol	Parameter	V _{CC} (V)	T _A =	+25℃	T _A = -40°C to +85°C	Units	Conditions
		- 0	Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
Vон	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧.	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -12 mA I _{OH} -24 mA -24 mA
VOL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
	10	3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
lIN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND
lOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
Icc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} (@ 3.0 V are guaranteed to be less than or equal to the respective limit (@ 5.5 V V_{CC}.

MC74AC109 ● MC74ACT109

DC CHARACTERISTICS

			74.	ACT	74ACT		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
	¥.	4.5 5.5		3.86 4.86	3.76 4.76	V	*VIN = VIL or VIH - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
. Y		4.5 5.5		0.36 0.36	0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 1 _{OL} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

Symbol	Parameter		74AC T _A = +25°C C _L = 50 pF			74AC T _A = -40°C to +85°C C _L = 50 pF			-
		V _{CC} *						Units	Fig.
			Min	Тур	Max	Min	Max	1	
f _{max}	Maximum Clock Frequency	3.3 5.0	125 150			100 125		MHz	3-3
^t PLH	Propagation Delay CP_n to Q_n or \overline{Q}_n	3.3 5.0	4.0 2.5		13.5 10.0	3.5 2.0	16.0 10.5	ns	3-6
[†] PHL	Propagation Delay CP_n to Q_n or \overline{Q}_n	3.3 5.0	3.0 2.0		14.0 10.0	3.0 1.5	14.5 10.5	ns	3-6
^t PLH	Propagation Delay \overline{C}_{Dn} or \overline{S}_{Dn} to \overline{Q}_{n}	3.3 5.0	3.0 2.5		12.0 9.0	2.5 2.0	13.0 10.0	ns	3-6
^t PHL	Propagation Delay \overline{C}_{Dn} or \overline{S}_{Dn} to \overline{Q}_{n}	3.3 5.0	3.0 2.0		12.0 9.5	3.0 2.0	13.5 10.5	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC109 ● MC74ACT109

AC OPERATING REQUIREMENTS

			74,	AC	74AC		
Symbol	Parameter	V _{CC} *	T _A = C _L =	+ 25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
ts	Set-up Time, HIGH or LOW J _n or K n to CP n	3.3 5.0		6.5 4.5	7.5 5.0	ns	3-9
th	Hold Time, HIGH or LOW J _n or K n to CP n	3.3 5.0		0 0.5	0 0.5	ns	3-9
t _W	Pulse Width CP _D or $\overline{\mathbb{S}}_{Dn}$	3.3 5.0		4.0 3.5	4.5 3.5	ns	3-6
t _{rec}	Recovery Time CDn or SDn to CP	3.3 5.0		0 0	0 0.	ns	3-9

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

				74ACT		74	ACT		
Symbol	Parameter	V _{CC} *	TA = +25°C CL = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0	145			125		MHz	3-3
^t PLH	Propagation Delay CP_n to Q_n or \overline{Q}_n	5.0	4.0		11.0	3.5	13.0	ns	3-6
^t PHL	Propagation Delay CP_n to Q_n or $\overline{\operatorname{Q}}_n$	5.0	3.0		10.0	2.5	11.5	ns	3-6
^t PLH	Propagation Delay $\overline{\mathbb{C}}_{Dn}$ or $\overline{\mathbb{S}}_{Dn}$ to \mathbb{Q}_n or $\overline{\mathbb{Q}}_n$	5.0	2.5		9.5	2.0	10.5	ns	3-6
^t PHL	Propagation Delay $\overline{\mathbb{C}}_{Dn}$ or $\overline{\mathbb{S}}_{Dn}$ to \mathbb{Q}_n or $\overline{\mathbb{Q}}_n$	5.0	2.5		10.0	2.0	11.5	ns	3-6

*Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

			74/	ACT	74ACT		
Symbol	Parameter	V _{CC} *	T _A = C _L =	+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
ts	Set-up Time, HIGH or LOW J_n or \overline{K}_n to CP_n	5.0		2.0	2.5	ns	3-9
th .	Hold Time, HIGH or LOW J_n or \overline{K}_n to CP_n	5.0		2.0	2.0	ns	3-9
t _W	Pulse Width CP _n or \overline{C}_{Dn} or \overline{S}_{Dn}	5.0		5.0	6.0	ns	3-6
t _{rec}	Recovery Time CDn or SDn to CP	5.0		0	0	ns	3-9

*Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Symbol Parameter		Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
CPD	Power Dissipation Capacitance	35	pF	V _{CC} = 5.0 V



Quad 2-Input NAND Schmitt Trigger

The MC74AC/74ACT132 contains four 2-input NAND gates which are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have greater noise margin than conventional NAND gates.

Each circuit contains a 2-input Schmitt trigger. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input threshold is determined by resistor ratios and is essentially insensitive to temperature and supply voltage variations.


- Schmitt Trigger Inputs
- Outputs Source/Sink 24 mA
- 'ACT132 Has TTL Compatible Inputs

FUNCTION TABLE


. In	puts	Output						
Α	В	Ÿ						
L	L	Н						
L	Н	н						
Н	L	н						
Н	Н	L						
H = HIGH	H = HIGH Voltage Level L = LOW Voltage Level							

MC74AC132 MC74ACT132

QUAD 2-INPUT NAND SCHMITT TRIGGER



PIN CONFIGURATION



J Suffix — Case 632-08 (Ceramic) N Suffix — Case 646-06 (Plastic) D Suffix — Case 751A-02 (SOIC)

MC74AC132 • MC74ACT132

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
-,		'AC	2.0	5.0	6.0	- v
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	V
- III/ - Out		V _{CC} @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		110/1
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range	-40	25	85	°C	
ЮН	Output Current — High				-24	mA
	Output Current — Low			24	mA	
loL	Output Current — Low			16.00		.1

^{1.} V_{In} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{In} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

			74	AC	74AC		
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits	3	n 1
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu A$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
VoL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	$I_{OUT} = 50 \mu A$
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
lN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	V _I = V _{CC} , GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.
Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit & 5.5 V V_{CC}.

MC74AC132 • MC74ACT132

			74	ACT	74ACT		
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu A$
		4.5 5.5		3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 1 _{OL} 24 mA
liN -	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
lOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC132 ● MC74ACT132

INPUT CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	V _{CC} (V)	74AC	74ACT	Units	Test Conditions
V _{t+}	Maximum Positive Threshold	3.0 4.5 5.5	3.2 3.2 3.9	2.0	v	T _A = Worst Case
V _t _	Minimum Negative Threshold	3.0 4.5 5.5	0.5 0.9 1.1	0.8	v	T _A = Worst Case
V _{h(max)}	Maximum Hysteresis	3.0 4.5 5.5	1.2 1.4 1.6	1.2	V	T _A = Worst Case
V _{h(min)}	Minimum Hysteresis	3.0 4.5 5.5	0.3 0.4 0.5	0.4	V	T _A = Worst Case

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			$T_A = -40^{\circ}C$ to +85°C $C_L = 50 \text{ pF}$		Units	Fig. No.
			Min	Тур	Max	Min	Max		
tplh	Propagation Delay	3.3 5.0	1.5 1.5			1.0 1.0		ns	3-5
^t PHL	Propagation Delay	3.3 5.0	1.5 1.5			1.0 1.0		ns	3-5

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

AC CHARACT				74ACT		74	ACT		
Symbol Parameter		V _{CC} * (V)		T _A = +25°C C _L = 50 pF			-40°C 85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max		
tPLH _	Propagation Delay	5.0	3.0		9.0	2.5	9.5	ns	3-6
tPHL	Propagation Delay	5.0	3.0		9.0	2.5	9.5	ns	3-5

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE


Symbol	Parameter	Value Typ	Units	Test Conditions
CIŃ	Input Capacitance	4.5	pF	$V_{CC} = 5.0 \text{ V}$
CPD	Power Dissipation Capacitance	30	pF	V _{CC} = 5.0 V



1-of-8 Decoder/Demultiplexer

The MC74AC138/74ACT138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three MC74AC138/74ACT138 devices or a 1-of-32 decoder using four MC74AC138/74ACT138 devices and one inverter.

- Demultiplexing Capability
- Multiple Input Enable for Easy Expansion
- Active LOW Mutually Exclusive Outputs
- Outputs Source/Sink 24 mA
- 'ACT138 Has TTL Compatible Inputs





PIN NAMES

 $\begin{array}{ccc} A_0-A_2 & \text{Address Inputs} \\ \overline{E}_1-\overline{E}_2 & \text{Enable Inputs} \\ \overline{E}_3 & \text{Enable Input} \\ \overline{O}_0-\overline{O}_7 & \text{Outputs} \end{array}$

MC74AC138 MC74ACT138

1-OF-8 DECODER/ DEMULTIPLEXER





5

FUNCTIONAL DESCRIPTION

The MC74AC138/74ACT138 high-speed 1-of-8 decoder/demultiplexer accepts three binary weighted inputs (A₀, A₁, A₂) and, when enabled, provides eight mutually exclusive active-LOW outputs $(\overline{O}_0-\overline{O}_7)$. The MC74AC138/74ACT138 features three Enable inputs, two active-LOW $(\overline{E}_1,\overline{E}_2)$ and one active-HIGH (E₃). All outputs will be HIGH unless \overline{E}_1 and \overline{E}_2 are LOW and E₃ is HIGH. This multiple enabled function allows easy parallel expansion of the

device to a 1-of-32 (5 lines to 32 lines) decoder with just four MC74AC138/74ACT138 devices and one inverter (See Figure a). The MC74AC138/74ACT138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active-HIGH or active-LOW state.

TRUTH TABLE


		Inp	uts						Out	puts			
Ē ₁	Ē ₂	E ₃	A ₀	A ₁	A ₂	\overline{o}_0	\overline{o}_1	\overline{O}_2	\overline{o}_3	ō₄	\overline{o}_5	<u>0</u> 6	Ō ₇
H X X	X H X	X X L	X X	X X X	X X X	HHI	H H H	H H	H H	H H H	H H = H	HHH	HIH
L L L	L L L	H H H	L H L	L H H	L L L	L H H	H H H	H L H	H H L	H H H	H H H	H H H	H H H
L L L	L L L	H H H	L H L H	L H H	H H H	H H H	H H H	H H H	H H H	- I I I	H L H	H L H	HHHL

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure a: Expansion to 1-of-32 Decoding



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	- 65 to + 150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
V _{CC}	Supply Voltage	'AC	2.0	5.0	6.0	
	- app., voltage	'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to GND)		0		Vcc	V
		V _{CC} @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
47.4	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
Tj	Junction Temperature (PDIP)			-	140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
ЮН	Output Current — High				- 24	mA
loL	Output Current — Low			24	mA	

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.

2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	AC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
	,		Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA IOH - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
	*	3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
lN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND
lOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

*All outputs loaded; thresholds on input associated with output under test.

*Maximum test duration 2.0 ms, one output loaded at a time.

*Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

DC CHARACTERISTICS

			74.	ACT	74ACT		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		.v.
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
-	-	4.5 5.5		3.86 4.86	3.76 4.76	V	$*V_{IN} = V_{IL} \text{ or } V_{IH}$ -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	$I_{OUT} = 50 \mu A$
		4.5 5.5	-	0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 24 mA
IIN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	. 80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

15

MC74AC138 • MC74ACT138

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} *	C* TA = +25°C CL = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay An to On	3.3 5.0	1.5 1.5	8.5 6.5	13.0 9.5	1.5 1.5	15.0 10.5	ns	3-6
^t PHL ,	Propagation Delay A _n to Ō _n	3.3 5.0	1.5 1.5	8.0 6.0	12.5 9.0	1.5 1.5	14.0 10.5	ns	3-6
tPLH	Propagation Delay E ₁ or E ₂ to O _n	3.3 5.0	1.5 1.5	11.0 8.0	15.0 11.0	1.5 1.5	16.0 12.0	ns	3-6
tPHL	Propagation Delay E ₁ or E ₂ to O _n	3.3 5.0	1.5 1.5	9.5 7.0	13.5 9.5	1.5 1.5	15.0 10.5	ns	3-6
^t PLH	Propagation Delay E3 to On	3.3 5.0	1.5 1.5	11.0 8.0	15.5 11.0	1.5 1.5	16.5 12.5	ns	3-6
^t PHL	Propagation Delay E3 to On	3.3 5.0	1.5 1.5	8.5 6.0	13.0 8.0	1.5 1.0	14.0 9.5	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

	1			74ACT		74/	ACT		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Мах	Min	Max		
^t PLH	Propagation Delay A _n to O _n	5.0	1.5	7.0	10.5	1.5	11.5	ns	3-6
^t PHL	Propagation Delay A _n to \overline{O}_{n}	5.0	1.5	6.5	10.5	1.5	11.5	ns	3-6
^t PLH	Propagation Delay E ₁ or E ₂ to O _n	5.0	2.5	8.0	11.5	2.0	12.5	ns	3-6
^t PHL	Propagation Delay E ₁ or E ₂ to O _n	5.0	2.0	7.5	11.5	2.0	12.5	ns	3-6
^t PLH	Propagation Delay E ₃ to O _n	5.0	2.5	8.0	12.0	2.0	13.0	ns	3-6
^t PHL	Propagation Delay E3 to On	5.0	2.0	6.5	10.5	1.5	11.5	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V


CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance	60	pF	V _{CC} = 5.0 V

MC74AC139 **MC74ACT139**

DUAL 1-OF-4 DECODER/DEMULTIPLEXER






Dual 1-of-4 **Decoder/Demultiplexer**

The MC74AC139/74ACT139 is a high-speed, dual 1-of-4 decoder/demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually-exclusive active-LOW outputs. Each decoder has an active-LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the MC74AC139/74ACT139 can be used as a function generator providing all four minterms of two variables.

- Multifunction Capability
- Two Completely Independent 1-of-4 Decoders
- Active LOW Mutually Exclusive Outputs
- Outputs Source/Sink 24 mA
- 'ACT139 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

Address Inputs Enable Inputs $\overline{O}_0 - \overline{O}_3$ Outputs

TRUTH TABLE


Inputs			Outputs				
Ē	A ₀	Α1	Ō0	Ō ₁	Ō ₂	<u>0</u> 3	
Н	X	Х	Н	Н	Н	Н	
L	L	L	L	н	н	н	
L	Н	L	Н	L	н	н	
L	L	Н	Н	Н	L	Н	
L	н	н	н	н	н	L	

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

5

LOGIC DIAGRAM




Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

FUNCTIONAL DESCRIPTION

The MC74AC139/74ACT139 is a high-speed dual 1-of-4 decoder/demultiplexer. The device has two independent decoders, each of which accepts two binary weighted inputs (A_0-A_1) and provides four mutually exclusive active-LOW outputs $\overline{(O_0-O_3)}$. Each decoder has an active-LOW enable (\overline{E}) . When \overline{E} is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application. Each half of the MC74AC139/74ACT139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in Figure a, and thereby reducing the number of packages required in a logic network.

Figure a: Gate Functions (each half)



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit	
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V	
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V	
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V	
lin	DC Input Current, per Pin	±20	mA	
lout	DC Output Sink/Source Current, per Pin	±50	mA	
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA	
T _{stg}	Storage Temperature	-65 to +150	°C	

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit	
Vcc	Supply Voltage	'AC	2.0	5.0	6.0	V	
	Supply Voltage	'ACT	4.5	5.0	5.5		
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to GND)		0		Vcc	V	
		V _{CC} @ 3.0 V		150		ns/V	
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40			
		V _{CC} @ 5.5 V		25			
t _r , t _f	Input Rise and Fall Time (Note 2) 'ACT Devices except Schmitt Inputs	V _{CC} @ 4.5 V		10		ns/V	
		V _{CC} @ 5.5 V		8.0			
TJ	Junction Temperature (PDIP)				140	°C	
TA	Operating Ambient Temperature Range	-40	25	85	°C		
ЮН	Output Current — High			-24	mA		
loL	Output Current — Low		÷	24	mA		

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

		V _{CC} (V)	74AC T _A = +25°C		74AC	Units	Conditions
Symbol	Parameter				T _A = -40°C to +85°C		
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧ .	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
	0	3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA IOL 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	V _I = V _{CC} , GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Ma
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

Symbol		V _{CC} (V)	74ACT T _A = +25°C		74ACT	Units	Conditions
	Parameter				T _A = -40°C to +85°C		
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
	-	4.5 5.5	-	0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 \text{ V}$
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC139 • MC74ACT139

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
tPLH	Propagation Delay A _n to Ō _n	3.3 5.0	4.0 3.0	8.0 6.5	11.5 8.5	3.5 2.5	13 9.5	ns	3-6
^t PHL	Propagation Delay An to On	3.3 5.0	3.0 2.5	7.0 5.5	10 7.5	2.5 2.0	11 8.5	ns	3-6
^t PLH	Propagation Delay E _n to O _n	3.3 5.0	4.5 3.5	9.5 7.0	12 8.5	3.5 3.0	13 10	ns	3-6
^t PHL	Propagation Delay E _n to O _n	3.3 5.0	4.0 2.5	8.0 6.0	10 7.5	3.0 2.5	11 8.5	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

	Parameter			74ACT		74/	ACT		İ
Symbol		V _{CC} *	T _A = +25°C C _L = 50 pF			$T_A = -40^{\circ}C$ to +85°C $C_L = 50 \text{ pF}$		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay A _n to O _n	5.0	1.5	6.0	8.5	1.5	9.5	ns	3-6
^t PHL	Propagation Delay A _n to Ō _n	5.0	1.5	6.0	9.5	1.5	10.5	ns	3-6
^t PLH	Propagation Delay E _n to Ō _n	5.0	2.5	7.0	10.0	2.0	11.0	ns	3-6
^t PHL	Propagation Delay E _n to Ō _n	5.0	2.0	7.0	9.5	1.5	10.5	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V


CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance	40	рF	V _{CC} = 5.0 V

MC74AC151 MC74ACT151

1-OF-8 DECODER/DEMULTIPLEXER

N SUFFIX CASE 648-08 PLASTIC 16 D SUFFIX CASE 751B-03 PLASTIC




1-of-8 Decoder/Demultiplexer

The MC74AC151/74ACT151 is a high-speed 8-input digital multiplexer. It provides, in one package, the ability to select one line of data from up to eight sources. The MC74AC151/74ACT151 can be used as a universal function generator to generate any logic function of four variables. Both true and complementary outputs are provided.

- Outputs Source/Sink 24 mA
- 'ACT151 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

TRUTH TABLE

	Inp		Out	puts	
Ē	S ₂	S ₁	S ₀	Z	Ζ.
H L L L L L L L	XLLLLHHHH	XLLHHLLHH	XLHLHLHLH	H I ₀ I ₁ I ₂ I ₃ I ₄ I ₅ I ₆ I ₇	L 10 12 13 14 15 16 17

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

5

5


FUNCTIONAL DESCRIPTION

The MC74AC151/74ACT151 is a logic implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0 , S_1 , S_2 . Both true and complementary outputs are provided. The Enable input (\overline{E}) is active LOW. When it is not activated, the complementary output is HIGH and the true output is LOW regardless of all other inputs. The logic function provided at the output is:

$$\begin{split} Z &= \vec{E} \cdot (|_0 \cdot \vec{S_0} \cdot \vec{S_1} \cdot \vec{S_2} + |_1 \cdot \vec{S_0} \cdot \vec{S_1} \cdot \vec{S_2} + \\ &|_2 \cdot \vec{S_0} \cdot \vec{S_1} \cdot \vec{S_2} + |_3 \cdot \vec{S_0} \cdot \vec{S_1} \cdot \vec{S_2} + \\ &|_2 \cdot \vec{S_0} \cdot \vec{S_1} \cdot \vec{S_2} + |_5 \cdot \vec{S_0} \cdot \vec{S_1} \cdot \vec{S_2} + \\ &|_4 \cdot \vec{S_0} \cdot \vec{S_1} \cdot \vec{S_2} + |_7 \cdot \vec{S_0} \cdot \vec{S_1} \cdot \vec{S_2} + \\ &|_6 \cdot \vec{S_0} \cdot \vec{S_1} \cdot \vec{S_2} + |_7 \cdot \vec{S_0} \cdot \vec{S_1} \cdot \vec{S_2}) \end{split}$$

The MC74AC151/74ACT151 provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the MC74AC151/74ACT151 can provide any logic function of four variables and its complement.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit	
Vcc	Supply Voltage	'AC	2.0	5.0	6.0		
	1117	'ACT	4.5	5.0	5.5	V	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	C Input Voltage, Output Voltage (Ref. to GND)			Vcc	V	
Input Rice and Full Till (No. 14)		V _{CC} @ 3.0 V		150	- 55		
	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V	
	· ·	V _{CC} @ 5.5 V		25		7	
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10			
	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V	
TJ	Junction Temperature (PDIP)				140	°C	
TA	Operating Ambient Temperature Range		-40	25	85	°C	
lон	Output Current — High			-24	mA		
lor	Output Current — Low			24			
V:- from 30% t	2 70% Van individual Day 21				24	mA	

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.
2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

			74	AC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
	-	3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	$I_{OUT} = 50 \mu\text{A}$
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA 1OL 24 mA 24 mA
IIN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}$, GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

*Maximum test duration 2.0 ms, one output loaded at a time.

*Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC151 • MC74ACT151

DC CHARACTERISTICS

		1	74	ACT	74ACT		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8	0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
	* =	4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
*		4.5 5.5		0.36 0.36	0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

Symbol			74AC T _A = +25°C C _L = 50 pF			74AC T _A = -40°C to +85°C C _L = 50 pF			
	Parameter	V _{CC} *						Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay S_n to Z or \overline{Z}	3.3 5.0	3.0 2.5	11.5 8.5	18.0 13.0	3.0 2.0	20.0 15.0	ns	3-6
^t PHL	Propagation Delay S_n to Z or \overline{Z}	3.3 5.0	2.5 2.0	12 8.5	18.0 13.0	2.5 1.5	20.0 15.0	ns	3-6
^t PLH	Propagation Delay E to Z or Z	3.3 5.0	2.5 2.0	8.0 6.0	13.0 10.0	2.0 1.5	14.0 11.0	ns	3-6
^t PHL	Propagation Delay E to Z or Z	3.3 5.0	1.5 1.5	8.5 6.5	13.0 10.0	1.5 1.5	14.0 11.0	ns	3-6
^t PLH	Propagation Delay I _n to Z or Z	3.3 5.0	2.5 1.5	9.5 7.0	14.0 10.5	2.0 1.5	15.5 11.0	ns	3-5
^t PHL	Propagation Delay I _n to Z or Z	3.3 5.0	2.5 1.5	9.5 7.0	15.0 11.0	2.0 1.5	16.0 12.0	ns	3-5

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC151 • MC74ACT151

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

				74ACT		74	CT	ļ	
Symbol	Parameter	Vcc* (V)	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		*
^t PLH	Propagation Delay S _n to Z	5.0	3.5		15.5	3.0	17.0	ns	3-6
^t PHL	Propagation Delay S _n to Z	5.0	3.5		15.5	3.0	16.5	ns	3-6
^t PLH	Propagation Delay S_n to \overline{Z}	5.0	3.5		15	3.0	16.5	ns	3-6
^t PHL	Propagation Delay S _n to Z	5.0	4.0		16.5	3.5	18.5	ns	3-6
^t PLH	Propagation Delay E to Z	5.0	2.5		9.5	2.5	10.0	ns	3-6
^t PHL	Propagation Delay E to Z	5.0	2.5		9.0	2.5	10.0	ns	3-6
^t PLH	Propagation Delay E to Z	5.0	2.5		8.5	2.5	9.5	ns	3-6
^t PHL	Propagation Delay E to Z	5.0	3.0		10.0	2.5	10.5	ns	3-6
^t PLH	Propagation Delay	5.0	3.5		11.5	3.0	12.5	ns	3-6
^t PHL	Propagation Delay	5.0	3.5		12.0	3.0	13.5	ns	3-6
^t PLH	Propagation Delay	5.0	3.5		12.0	3.0	13.0	ns	3-6
^t PHL	Propagation Delay	5.0	4.0		12.5	3.0	14.0	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
CPD	Power Dissipation Capacitance	70	pF	V _{CC} = 5.0 V




Dual 4-Input Multiplexer

The MC74AC153/74ACT153 is a high-speed dual 4-input multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the MC74AC153/ 74ACT153 can act as a function generator and generate any two functions of three variables.

- Outputs Source/Sink 24 mA
- 'ACT153 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

l_{0a}-l_{3a} Side A Data Inputs Side B Data Inputs 10P-13P S₀, S₁ Common Select Inputs Ēa Side A Enable Input $\overline{\mathsf{E}}_{b}$ Side B Enable Input Za Side A Output

Side B Output


TRUTH TABLE


	lect outs		Inp	uts (a	or b)		Output
S ₀	S ₁	Ē	l ₀	11	12	l ₃	z
X L L	X L L	H L L	X L H X	X X X L	X X X	X X X	L L H L
HLLHH	L	L L L	X X X X	H X X X	X L H X	X X L H	H L H L H

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

MC74AC153 MC74ACT153

DUAL 4-INPUT MULTIPLEXER





5


FUNCTIONAL DESCRIPTION

The MC74AC153/74ACT153 is a dual 4-input multiplexer. It can select two bits of data from up to four sources under the control of the common Select inputs (S₀, S₁). The two 4-input multiplexer circuits have individual active-LOW Enables (\overline{E}_a , \overline{E}_b) which can be used to strobe the outputs independently. When the Enables (\overline{E}_a , \overline{E}_b) are HIGH, the corresponding outputs (Z_a, Z_b) are forced LOW. The MC74AC153/74ACT153 is the logic

implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select inputs. The logic equations for the outputs are shown below.

$$\begin{split} Z_{a} &= \overline{E}_{a}^{*}(I_{0a}\overline{\cdot}\overline{S}_{1}\overline{\cdot}\overline{S}_{0} + I_{1a}\overline{\cdot}\overline{S}_{1}\overline{\cdot}S_{0} + I_{2a}\overline{\cdot}S_{1}\overline{\cdot}\overline{S}_{0} + I_{3a}\overline{\cdot}S_{1}\overline{\cdot}S_{0}) \\ Z_{b} &= \overline{E}_{b}^{*}(I_{0b}\overline{\cdot}\overline{S}_{1}\overline{\cdot}\overline{S}_{0} + I_{1b}\overline{\cdot}\overline{S}_{1}\overline{\cdot}S_{0} + I_{2b}\overline{\cdot}S_{1}\overline{\cdot}\overline{S}_{0} + I_{3b}\overline{\cdot}S_{1}\overline{\cdot}S_{0}) \end{split}$$

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V/
Vin	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	'AC	2.0	5.0	6.0	
		'ACT	4.5	5.0	5.5	\
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	V
	Input Pice and Fall Time (No. 1)	V _{CC} @ 3.0 V		150		
	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range	-	-40	25	85	°C
ЮН	Output Current — High				- 24	mA
loL	Output Current — Low		-	1	24	mA

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.
2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	AC	74AC		Conditions	
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units		
			Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
Voн	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$	
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA	
VOL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA	
		3.0 4.5 5.5		0.36 0.36 - 0.36 -	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA 10L 24 mA 24 mA	
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}$, GND	
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Mir	
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND	

*All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.
Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

			74	ACT	74ACT			
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$	
	,	4.5 5.5		3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} -24 mA -24 mA	
VOL	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA	
		4.5 5.5		0.36 0.36	0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 1 _{OL} 24 mA 24 mA	
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND	
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$	
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
OHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min	
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND	

^{*}All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC153 • MC74ACT153

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

				74AC		74.	AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			$T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
			Min	Тур	Max	Min	Max		
tPLH	Propagation Delay S _n to Z _n	3.3 5.0	2.5 2.0	9.5 6.5	15.0 11.0	2.5 2.0	17.5 12.5	ns	3-6
t _{PHL}	Propagation Delay S _n to Z _n	3.3 5.0	3.0 2.5	8.5 6.5	14.5 11.0	2.5 2.0	16.5 12.0	ns	3-6
tPLH	Propagation Delay	3.3 5.0	2.5 1.5	8.0 5.5	13.5 9.5	2.0 1.5	16.0 11.0	ns	3-6
tPHL	Propagation Delay	3.3 5.0	2.5 2.0	7.0 5.0	11.0 8.0	2.0 1.5	12.5 9.0	ns	3-6
tPLH	Propagation Delay	3.3 5.0	2.5 1.5	7.5 5.5	12.5 9.0	2.0 1.5	14.5 10.5	ns	3-5
tPHL	Propagation Delay	3.3 5.0	1.5 1.5	7.0 5.0	11.5 8.5	1.5 1.5	13.0 10.0	ns	3-5

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

				74ACT		744	CT		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay S _n to Z _n	5.0	3.0	7.0	11.5	2.0	13.5	ns	3-6
^t PHL	Propagation Delay S _n to Z _n	5.0	3.0	7.0	11.5	2.5	1,3.5	ns	3-6
^t PLH	Propagation Delay E _n to Z _n `	5.0	2.0	6.5	10.5	2.0	12.5	ns	3-6
^t PHL	Propagation Delay E _n to Z _n	5.0	3.0	6.0	9.5	2.5	11.0	ns	3-6
^t PLH	Propagation Delay	5.0	2.5	5.5	9.5	2.0	11.0	ns	3-5
tPHL	Propagation Delay	5.0	2.0	5.5	9.5	2.0	11.0	ns	3-5

^{*}Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance	65	pF	V _{CC} = 5.0 V

MC74AC157 MC74ACT157


Quad 2-Input Multiplexer


The MC74AC157/74ACT157 is a high-speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four outputs present the selected data in the true (noninverted) form. The MC74AC157/74ACT157 can also be used as a function generator.

Outputs Source/Sink 24 mA


'ACT157 Has TTL Compatible Inputs

QUAD 2-INPUT MULTIPLEXER





LOGIC SYMBOL



PIN NAMES

loa-lod Source 0 Data Inputs 11a-11d Source 1 Data Inputs **Enable Input** S Select Input $Z_a - Z_d$ Outputs

TRUTH TABLE

	Inp		Outputs	
Ē	S	I ₀	11	Z
Н	Х	Х	Х	L
L	н	Х	L	L
L	н	Х	н	Н
L	L	L	Х	L
L	、 L	Н	Х	Н

H = HIGH Voltage Level L = LOW Voltage Level


MC74AC157 ● MC74ACT157

FUNCTIONAL DESCRIPTION

The MC74AC157/74ACT157 is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input (E) is active-LOW. When E is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The MC74AC157/74ACT157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$\begin{array}{l} Z_a = \overline{E} \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S}) \\ Z_b = \overline{E} \cdot (I_{1b} \cdot S + I_{0b} \cdot \overline{S}) \\ Z_c = \overline{E} \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S}) \\ Z_d = \overline{E} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S}) \end{array}$$

A common use of the MC74AC157/74ACT157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The MC74AC157/74ACT157 can generate any four of the sixteen different functions of two variables with one variable common. This is useful for implementing gating functions.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MC74AC157 ● MC74ACT157

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V/
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
Icc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	'AC	2.0	5.0	6.0	
		, 'ACT	4.5	5.0	5.5	\ \ \
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	(Ref. to GND)			Vcc	V
	Input Rise and Fall Time (Note 1)	V _{CC} @ 3.0 V		150	"	ns/V
t _r , t _f	'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		
		V _{CC} @ 5.5 V		25		
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		- 40	25	85	°C
ІОН	Output Current — High					
loL	Output Current — Low				-24	mA
\/- f==== 000/					24	mA

^{1.} Vin from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. Vin from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

			74.	AC	74AC			
Symbol	Parameter	V _{CC} (V)	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
ViL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
Vон	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$	
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA	
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	. V	I _{OUT} = 50 μA	
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA	
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND	
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min	
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND	

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC157 ● MC74ACT157

	*		74	ACT	74ACT		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} -24 mA -24 mA
VoL	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 10L 24 mA
IN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔΙCCΤ	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5		-	- 75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC157 • MC74ACT157

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

				74AC		74.	AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			$T_A = -40^{\circ}C$ to +85°C $C_L = 50 \text{ pF}$		Units	Fig. No.
			Min	Тур	Max	Min	Max		
tPLH	Propagation Delay S to Z _n	3.3 5.0	1.5 1.5	7.0 5.5	11.5 9.0	1.5 1.5	13.0 10.0	ns	3-6
tPHL	Propagation Delay S to Z _n	3.3 5.0	1.5 1.5	6.5 5.0	11.0 8.5	1.5 1.0	12.0 9.5	ns	3-6
^t PLH	Propagation Delay E to Z _n	3.3 5.0	1.5 1.5	7.0 5.5	11.5 9.0	1.5 1.5	13.0 10.0	ns	3-6
^t PHL	Propagation Delay E _n to Z _n	3.3 5.0	1.5 1.5	6.5 5.5	11.0 9.0	1.5 1.0	12 9.5	ns	3-6
[†] PLH	Propagation Delay	3.3 5.0	1.5 1.5	5.0 4.0	8.5 6.5	1.0 1.0	9.0 7.0	ns	3-5
^t PHL	Propagation Delay	3.3 5.0	1.5 1.5	5.0 4.0	8.0 6.5	1.0 1.0	9.0 7.0	ns	3-5

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

				74ACT		74/	CT		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
tPLH	Propagation Delay S to Z _n	5.0	2.0		9.0	1.5	10.0	ns	3-6
^t PHL	Propagation Delay S to Z _n	5.0	2.0		9.5	2.0	10.5	ns	3-6
^t PLH	Propagation Delay E _n to Z _n	5.0	1.5		10	1.5	11.5	ns	3-6
^t PHL	Propagation Delay E _n to Z _n	5.0	1.5		8.5	1.0	9.0	n	3-6
^t PLH	Propagation Delay	5.0	1.5		7.0	1.0	8.5	ns	3-5
^t PHL	Propagation Delay In to Zn	5.0	1.5		7.5	1.0	8.5	ns	3-5

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	50	pF	V _{CC} = 5.0 V




Quad 2-Input Multiplexer

The MC74AC158/74ACT158 is a high-speed quad 2-input multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The MC74AC158/74ACT158 can also be used as a function generator.

- Outputs Source/Sink 24 mA
- 'ACT158 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

 $\begin{array}{ll} l_{0a} - l_{0d} & \text{Source 0 Data Inputs} \\ \underline{l_{1a}} - l_{1d} & \text{Source 1 Data Inputs} \\ \overline{E} & \text{Enable Input} \\ \underline{S} & \text{Select Input} \\ \overline{Z}_{a} - \overline{Z}_{d} & \text{Inverted Outputs} \end{array}$


TRUTH TABLE


	Inp	uts		Outputs
Ē	S	l ₀	11	Z
Н	Х	Х	Х	Н
į L	L	L	X X X	н
L	L	Н	X	L
L	Н	X	L	Н
L	Н	Х	н	L

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

MC74AC158 MC74ACT158

QUAD 2-INPUT MULTIPLEXER






MC74AC158 • MC74ACT158

FUNCTIONAL DESCRIPTION

The MC74AC158/74ACT158 quad 2-input multiplexer selects four bits of data from two sources under the control of a common Select input (S) and presents the data in inverted form at the four outputs. The Enable input ($\overline{\rm E}$) is active-LOW. When $\overline{\rm E}$ is HIGH, all of the outputs ($\overline{\rm Z}$) are forced HIGH regardless of all other inputs. The MC74AC158/74ACT158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input

A common use of the MC74AC158/74ACT158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The MC74AC158/74ACT158 can generate four functions of two variables with one variable common. This is useful for implementing gating functions.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	v
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	v
l _{in} .	DC Input Current, per Pin	±20	mA
l _{out}	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC VCC or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

MC74AC158 • MC74ACT158

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	'AC	2.0	5.0	6.0	
		'ACT	4.5	5.0	5.5	- V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	V
	land B' A S W T	V _{CC} @ 3.0 V		150		1
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		1
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
17. 1	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
TJ	Junction Temperature (PDIP)	1.			140	°C
T _A	Operating Ambient Temperature Range		-40	25	85	°C
^І ОН	Output Current — High				-24	mA
lOL	Output Current — Low			24	mA	

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

			74	AC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu A$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 12 mA 10L 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5	-	± 0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
ICC	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

*Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC158 ● MC74ACT158

			74	ACT	74ACT		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	aranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8	0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.76 4.76	V *	*V _{IN} = V _{IL} or V _{IH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
	*	4.5 5.5	-	0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 1 _{OL} 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔI _{CCT}	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μA	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC158 • MC74ACT158

AC CHARACTERISTICS (Figures and Waveforms - See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
tPLH	Propagation Delay S to \overline{Z}_n	3.3 5.0	1.5 1.5		11.5 9.0	1.5 1.0	12.5 9.5	ns	3-6
tPHL	Propagation Delay S to \overline{Z}_n	3.3 5.0	1.5 1.5		11.5 9.0	1.5 1.5	12.5 10.0	ns	3-6
^t PLH	Propagation Delay E to Z _n	3.3 5.0	1.5 1.5		12.0 9.5	1.5 1.5	13.0 10.5	ns	3-6
^t PHL	Propagation Delay E _n to Z _n	3.3 5.0	1.5 1.5		11.0 8.5	1.5 1.0	12.0 9.5	ns	3-6
^t PLH	Propagation Delay	3.3 5.0	1.5 1.5		9.0 7.0	1.5 1.0	10.0 7.5	ns	3-5
^t PHL	Propagation Delay	3.3 5.0	1.5 1.5		8.0 6.5	1.0 1.0	8.5 6.5	ns	3-5

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

			74ACT T _A = +25°C C _L = 50 pF			74/	ACT	-	
Symbol	Parameter	V _{CC} *				T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
tPLH	Propagation Delay S to \overline{Z}_n	5.0	2.5	6.0	9.5	2.0	11.0	ns	3-6
^t PHL	Propagation Delay S to Zn	5.0	1.5	5.5	9.0	1.5	10.0	ns	3-6
tPLH	Propagation Delay E _n to Z _n	5.0	1.5	5.5	9.5	1.5	10.5	ns	3-6
^t PHL	Propagation Delay E _n to Z _n	5.0	1.5	5.5	9.5	1.5	10.5	ns	3-6
^t PLH	Propagation Delay I _n to Z̄ _n	5.0	1.5	4.5	8.0	1.0	8.5	ns	3-6
^t PHL	Propagation Delay I _n to Z̄ _n	5.0	1.5	4.0	6.5	1.0	7.5	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 \text{ V}$
C _{PD}	Power Dissipation Capacitance	45	pF	V _{CC} = 5.0 V




Synchronous Presettable BCD Decade Counter

The MC74AC160/74ACT160 and MC74AC162/74ACT162 are high-speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The MC74AC160/74ACT160 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The MC74AC162/74ACT162 has a Synchronous Reset input that overrides counting and parallel loading and allows all outputs to be simultaneously reset on the rising edge of the clock.

- Synchronous Counting and Loading
- High-Speed Synchronous Expansion
- Typical Count Rate of 120 MHz
- Outputs Source/Sink 24 mA
- 'ACT160 and 'ACT162 Have TTL Compatible Inputs

LOGIC SYMBOL



* MR for '160 * SR for '162

PIN NAMES

CEP Count Enable Parallel Input
CET Count Enable Trickle Input
CP Clock Pulse Input

CP Clock Pulse Input
MR ('160) Asynchronous Master Reset Input


SR ('162) Synchronous Reset Input
P0-P3 Parallel Data Inputs
PE Parallel Enable Input

Q₀-Q₃ Flip-Flop Outputs TC Terminal Count Output

MC74AC160 MC74ACT160 MC74AC162 MC74ACT162

SYNCHRONOUS PRESETTABLE BCD DECADE COUNTER





FUNCTIONAL DESCRIPTION

The MC74AC160/74ACT160 and MC74AC162/ 74ACT162 count modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the '160) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ('160), synchronous reset ('162), parallel load, count-up and hold. Five control inputs - Master Reset (MR, '160), Synchronous Reset (SR, '162), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) determine the mode of operation, as shown in the Mode Select Table, A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR ('160) or SR ('162) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The MC74AC160/74ACT160 and MC74AC162/74ACT162 use D-type edge-triggered flip-flops and changing the SR, PE, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 9. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the MC74AC568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers. In the MC74AC160/74ACT160 and MC74AC162/74ACT162 decade counters, the TC output is fully decoded and can only be HIGH in state 9. If a decade counter is preset to an illegal state, or assumes an illegal state when power is applied, it will return to the normal sequence within two counts, as shown in the State Diagram.


Logic Equations: Count Enable = CEP•CET• \overline{PE} $TC = Q_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot Q_3 \cdot CET$

MODE SELECT TABLE

*SR	PE	CET	CEP	Action on the Rising Clock Edge (」)	
L	Х	Х	Х	Reset (Clear)	
Н	L	Х	Х	Load $(P_n \rightarrow Q_n)$	
Н	Н	Н	Н	Count (Increment)	
Н	Н	L	Х	No Change (Hold)	
Н	Н	Х	L	No Change (Hold)	


*For '162 only
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

STATE DIAGRAM



MC74AC160 ● MC74ACT160 ● MC74AC162 ● MC74ACT162

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
Icc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC74AC160 • MC74ACT160 • MC74AC162 • MC74ACT162

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
		'AC	2.0	5.0	6.0	V
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	v
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	0		Vcc	V	
		V _{CC} @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		113/ \$
Tj	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
IOH	Output Current — High			-24	mA	
loL	Output Current — Low			24	mA	

^{1.} V_{In} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.
2. V_{In} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

			74	AC	74AC		Conditions	
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units		
			Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$	
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA	
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA	
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA	
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND	
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			-75	. mA	V _{OHD} = 3.85 V Min	
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND	

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC160 ● MC74ACT160 ● MC74AC162 ● MC74ACT162

			74.	ACT	74ACT		+
Symbol	Parameter	V _{CC} (V)	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu A$
	,	4.5 5.5		3.86 4.86	3.76 4.76	V	$^{*V}_{IN} = V_{IL} \text{ or } V_{IH}$ $^{-24} \text{ mA}$ $^{-0H} - ^{-24} \text{ mA}$
VOL	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	$I_{OUT} = 50 \mu A$
	*	4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 24 mA
IN .	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC160 • MC74ACT160 • MC74AC162 • MC74ACT162

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

			7-	4AC160/16	52	74AC1	60/162		1
Symbol	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Count Frequency	3.3 5.0		87 118	0			MHz	3-3
tPLH	Propagation Delay CP to Q _n (PE Input HIGH)	3.3 5.0		7.5 5.5				ns	3-6
tPHL	Propagation Delay CP to Q _n (PE Input HIGH)	3.3 5.0		8.5 6.0				ns	3-6
tPLH	Propagation Delay CP to Q _n (PE Input LOW)	3.3 5.0		9.5 7.0				ns	3-6
tPHL	Propagation Delay CP to Q _n (PE Input LOW)	3.3 5.0		9.5 7.0		-		ns	3-6
tPLH	Propagation Delay CP to TC	3.3 5.0		9.5 7.0				ns	3-6
^t PHL	Propagation Delay CP to TC	3.3 5.0		11 8.0				ns	3-6
tPLH	Propagation Delay CET to TC	3.3 5.0		7.5 5.5	-			ns	3-6
^t PHL	Propagation Delay CET to TC	3.3 5.0		8.5 6.0				ns	3-6
^t PHL	Propagation Delay MR to Qn ('AC160)	3.3 5.0		8.5 6.0				ns .	3-6

^{*}Voltage Range 3.3 is 3.0 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74AC1	60/162	74AC160/162		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guaran	teed Minimum		
ts	Setup Time, HIGH or LOW Pn to CP	3.3 5.0	5.5 4.0			ns	3-9
t _h	Hold Time, HIGH or LOW Pn to CP	3.3 5.0	-7.0 -5.0			ns	3-9
ts	Setup Time, HIGH or LOW PE or SR to CP	3.3 3.3	5.5 4.0			ns	3-9
th	Hold Time, HIGH or LOW PE or SR to CP	3.3 5.0	-7.5 -5.5			ns	3-9
t _s	Setup Time, HIGH or LOW CEP or CET to CP	3.3 5.0	3.5 2.5			ns	3-9
th	Hold Time, HIGH or LOW CEP or CET to CP	3.3 5.0	-4.5 -3.0			ns	3-9
t _W	Clock Pulse Width (Load) HIGH or LOW	3.3 5.0	3.0 2.0			ns	3-6
t _W	Clock Pulse Width (Count) HIGH or LOW	3.3 5.0	3.0 2.0			ns	3-6
t _W	MR Pulse Width, LOW ('AC160)	3.3 5.0	4.5 3.0			ns	3-6
t _{rec}	Recovery Time MR to CP ('AC160)	3.3 5.0	0			ns	3-9

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

5

MC74AC160 • MC74ACT160 • MC74AC162 • MC74ACT162

MC74ACT160

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT160		74AC	T160		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Count Frequency	5.0	120			100		MHz	3-3
tPLH	Propagation Delay CP to Q _n (PE Input HIGH)	5.0	2.0	6.0	10.0	2.0	11.0	ns	3-6
^t PHL	Propagation Delay CP to Q _n (PE Input HIGH)	5.0	2.0	6.0	10.0	2.0	11.0	ns	3-6
tPLH	Propagation Delay CP to Q _n (PE Input LOW)	5.0	2.0	6.0	10.0	2.0	11.0	ns	3-6
^t PHL	Propagation Delay CP to Q _n (PE Input LOW)	5.0	2.0	6.0	10.0	2.0	11.0	ns	3-6
^t PLH	Propagation Delay CP to TC	5.0	2.0	8.0	12.0	2.0	14.0	ns	3-6
^t PHL	Propagation Delay CP to TC	5.0	2.0	8.0	12.0	2.0	14.0	ns	3-6
tPLH	Propagation Delay CET to TC	5.0	2.0	6.0	8.0	2.0	9.5	ns	3-6
^t PHL	Propagation Delay CET to TC	5.0	2.0	7.0	9.5	2.0	11.0	ns	3-6
^t PHL	Propagation Delay MR to Qn	5.0	1.5	6.0	9.5	1.5	11.0	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC160 ● MC74ACT160 ● MC74AC162 ● MC74ACT162

MC74ACT162
AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT16	2	74ACT162			
Symbol	Parameter	Vcc* (V)	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig.
	*		Min	Тур	Max	Min	Max		
f _{max}	Maximum Count Frequency	5.0	120			100		MHz	3-3
^t PLH	Propagation Delay CP to Q _n (PE Input HIGH)	5.0	2.0	6.0	10.0	2.0	11.0	ns	3-6
^t PHL	Propagation Delay CP to Q _n (PE Input HIGH)	5.0	2.0	6.0	10.0	2.0	11.0	ns	3-6
^t PLH	Propagation Delay CP to Q _n (PE Input LOW)	5.0	2.0	6.0	10.0	2.0	11.0	ns	3-6
^t PHL	Propagation Delay CP to Q _n (PE Input LOW)	5.0	2.0	6.0	10.0	2.0	11.0	ns	3-6
^t PLH	Propagation Delay CP to TC	5.0	2.0	8.0	12.0	2.0	14.0	ns	3-6
^t PHL	Propagation Delay CP to TC	5.0	2.0	8.0	12.0	2.0	14.0	ns	3-6
^t PLH	Propagation Delay CET to TC	5.0	2.0	6.0	8.0	2.0	9.5	ns	3-6
^t PHL	Propagation Delay CET to TC	5.0	2.0	6.0	8.0	2.0	9.5	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74ACT160

AC OPERATING REQUIREMENTS

			74AC	T160	74ACT160		ĺ
Symbol	Parameter	Vcc* (V)	T _A = +25°C C _L = 50 pF		$T_A = -40$ °C to +85°C $C_L = 50 \text{ pF}$	Units	Fig. No.
			Тур	Guarante	eed Minimum		
t _s	Setup Time, HIGH or LOW Pn to CP	5.0	4.0	6.5	8.0	ns	3-9
th	Hold Time, HIGH or LOW P _n to CP	5.0	-4.0	-0.5	0.	ns	3-9
t _s	Setup Time, HIGH or LOW PE or MR to CP	5.0	4.0	8.5	10.5	ns	3-9
th	Hold Time, HIGH or LOW PE or MR to CP	5.0	-4.0	0	0	ns	3-9
ts	Setup Time, HIGH or LOW CEP or CET to CP	5.0	3.0	6.0	7.0	ns	3-9
th	Hold Time, HIGH or LOW CEP or CET to CP	5.0	-3.0	0	0	ns	3-9
t _w	Clock Pulse Width (Load) HIGH or LOW	5.0	3.0	4.0	4.0	ns	3-6
t _w	Clock Pulse Width (Count) HIGH or LOW	5.0	3.0	4.0	4.0	ns	3-6
t _w	MR Pulse Width, LOW ('ACT160)	5.0	2.0	4.0	6.0	ns	3-6
t _{rec}	Recovery Time MR to CP ('ACT160)	5.0	-1.0	0	0	ns	3-9

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC160 • MC74ACT160 • MC74AC162 • MC74ACT162

MC74ACT162 AC OPERATING REQUIREMENTS

Symbol			74	ACT	74ACT		
	Parameter	Vcc* (V)	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum	1	
ts	Setup Time, HIGH or LOW P _n to CP	5.0	4.0	7.0	10.0	ns	3-9
th	Hold Time, HIGH or LOW P _n to CP	5.0	-3.0	-1.0	. 0	ns	3-9
t _s	Setup Time, HIGH or LOW PE to CP	5.0	4.0	7.0	10.0	ns	3-9
th	Hold Time, HIGH or LOW PE to CP	5.0	-3.0	-1.0	0	ns	3-9
t _S	Setup Time, HIGH or LOW SR to CP	5.0	5.0	10	11.5	ns	3-9
th	Hold Time, HIGH or LOW SR to CP	5.0	-5.0	0	0	ns	3-9
t _s	Setup Time, HIGH or LOW CET to CP	5.0	3.0	6.0	7.0	ns	3-9
th	Hold Time, HIGH or LOW CET to CP	5.0	-3.0	0	0	ns	3-9
t _W	Clock Pulse Width (Load) HIGH or LOW	5.0	2.0	4.5	5.0	ns	3-6
t _W	Clock Pulse Width (Count) HIGH or LOW	5.0	2.0	4.0	4.5	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
CPD	Power Dissipation Capacitance	45	pF	V _{CC} = 5.0 V




Synchronous Presettable Binary Counter

The MC74AC161/74ACT161 and MC74AC163/74ACT163 are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The MC74AC161/74ACT161 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The MC74AC163/74ACT163 has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.

- Synchronous Counting and Loading
- High-Speed Synchronous Expansion
- Typical Count Rate of 125 MHz
- Outputs Source/Sink 24 mA
- 'ACT161 and 'ACT163 Have TTL Compatible Inputs

LOGIC SYMBOL



* MR for '161 * SR for '163

PIN NAMES

CEP (

Count Enable Parallel Input Count Enable Trickle Input

CET CP

Clock Pulse Input

MR ('161)

Asynchronous Master Reset Input Synchronous Reset Input

SR ('163)

Parallel Data Inputs

PE

Parallel Enable Input


 $\sigma^0 - \sigma^3$


Flip-Flop Outputs

Terminal Count Output

MC74AC161 MC74ACT161 MC74AC163 MC74ACT163

> SYNCHRONOUS PRESETTABLE BINARY COUNTER





FUNCTIONAL DESCRIPTION

The MC74AC161/74ACT161 and MC74AC163/ 74ACT163 count modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the '161) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ('161), synchronous reset ('163), parallel load, count-up and hold. Five control inputs — Master Reset (MR, '161). Synchronous Reset (SR, '163), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded

into the flip-flops on the next rising edge of CP. With PE and MR ('161) or SR ('163) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The MC74AC161/74ACT161 and MC74AC163/ 74ACT163 use D-type edge-triggered flip-flops and changing the SR, PE, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the MC74AC568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers.

Logic Equations: Count Enable = CEP•CET•PE $TC = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot CET$

MODE SELECT TABLE


*SR	PE	CET	CEP	Action on the Rising Clock Edge ()	
H	X L H	X	r x x	Reset (Clear) Load ($P_n \rightarrow Q_n$) Count (Increment)	
. н	H	L	H X L	No Change (Hold) No Change (Hold)	

*For '163 only


H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

STATE DIAGRAM



BLOCK DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Sink/Source Current, per Pin	± 50	mA
lcc	DC V _{CC} or GND Current per Output Pin	± 50	mΑ
T _{stg}	Storage Temperature	- 65 to +150	°C

^{**}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	'AC	2.0	5.0	6.0	
	Cappiy Voltage	'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	V
		V _{CC} @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40	1	ns/V
		V _{CC} @ 5.5 V		25		1
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
474	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
ЮН	Output Current — High				-24	mA
loL	Output Current — Low				24	mA

^{1.} Vin from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. Vin from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	IAC	74AC			
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu A$	
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} -12 mA I _{OH} -24 mA -24 mA	
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	. V	I _{OUT} = 50 μA	
<u> </u>		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA	
liN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	V _I = V _{CC} , GND	
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min	
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND	

^{*}All outputs loaded; thresholds on input associated with output under test.

*Maximum test duration 2.0 ms, one output loaded at a time.

*Note: INO and ICC @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V VCC.

			74ACT		74ACT		
Symbol	Parameter	V _{CC}	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu A$
		4.5 5.5		3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} -24 mA I _{OH} -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	V	$ ^{*V}_{IN} = V_{IL} \text{ or } V_{IH} $ $ ^{24 \text{ mA}}_{10L} $ $ ^{24 \text{ mA}}_{24 \text{ mA}} $
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}$, GND
ΔICCT	Additional Max. I _{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1 V$
OLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Ma
IOHD .	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Mi
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GNI

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC161		74A	C161		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
f _{max}	Maximum Count Frequency	3.3 5.0	70 110	111 167		60 95		MHz	3-3
^t PLH	Propagation Delay CP to Q _n (PE Input HIGH or LOW)	3.3 5.0	2.0 1.5	7.0 5.0	12.0 9.0	1.5 1.0	13.5 9.5	ns	3-6
^t PHL	Propagation Delay CP to Q _n (PE Input HIGH or LOW)	3.3 5.0	1.5 1.5	7.0 5.0	12.0 9.5	1.5 1.5	13.0 10.0	ns	3-6
^t PLH	Propagation Delay CP to TC	3.3 5.0	3.0 2.0	9.0 6.0	15.0 10.5	2.5 1.5	16.5 11.5	ns	3-6
^t PHL	Propagation Delay CP to TC	3.3 5.0	3.5 2.0	8.5 6.5	14.0 11.0	2.5 2.0	15.5 11.5	ns	3-6
tPLH	Propagation Delay CET to TC	3.3 5.0	2.0 1.5	5.5 3.5	9.5 6.5	1.5 1.0	11.0 7.5	ns	3-6
^t PHL	Propagation Delay CET to TC	3.3 5.0	2.5 2.0	6.5 5.0	11.0 8.5	2.0 1.5	12.5 9.5	ns	3-6
^t PLH	Propagation Delay MR to Q _n	3.3 5.0	2.0 1.5	6.0 5.5	12.0 9.5	1.5 1.5	13.5 10.0	ns	3-6
^t PHL	Propagation Delay MR to TC	3.3 5.0	3.5 2.5	10.0 8.5	15.0 13.0	3.0 2.5	17.5 13.5	ns	3-6

^{*}Voltage Range 3.3 is 3.0 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

			74A	C161	74AC161		Fig. No.
Symbol	Parameter	V _{CC} *		+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	
			Тур	Guarant	eed Minimum		
t _S	Setup Time, HIGH or LOW P _n to CP	3.3 5.0	6.0 3.5	13.5 8.5	16.0 10.5	ns	3-9
th	Hold Time, HIGH or LOW P _n to CP	3.3 5.0	-7.0 -4.0	-1.0 0	-0.5 0	ns	3-9
t _S	Setup Time, HIGH or LOW PE to CP	3.3 5.0	6.5 4.0	11.5 7.5	14.0 8.5	ns	3-9
th	Hold Time, HIGH or LOW PE to CP	3.3 5.0	-6.0 -3.5	0 0.5	0 1.0	ns	3-9
t _S	Setup Time, HIGH or LOW CEP or CET to CP	3.3 5.0	3.0 2.0	6.0 4.5	7.0 5.0	ns	3-9
^t h	Hold Time, HIGH or LOW CEP or CET to CP	3.3 5.0	-3.5 -2.0	0	0 0.5	ns	3-9
t _W	Clock Pulse Width (Load) HIGH or LOW	3.3 5.0	2.0 2.0	3.5 2.5	4.0 3.0	ns	3-6
t _W	Clock Pulse Width (Count) HIGH or LOW	3.3 5.0	2.0 2.0	4.0 3.0	4.5 3.5	ns	3-6
t _W	MR Pulse Width, LOW	3.3 5.0	3.0 2.5	5.5 4.5	7.5 6.0	ns	3-6
t _{rec}	Recovery Time MR to CP	3.3 5.0	-2.0 -1.0	-0.5 0	0 0.5	ns	3-9

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT161	ı	74AC	T161		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
	•		Min	Тур	Max	Min	Max	-	
f _{max}	Maximum Count Frequency	5.0	115	125		100		MHz	3-3
^t PLH	Propagation Delay CP to Q _n (PE Input HIGH or LOW)	5.0	1.5	8.0	10.0	1.5	13.5	ns	3-6
^t PHL	Propagation Delay CP to Q _n (PE Input HIGH or LOW)	5.0	1.5	8.0	10.0	1.5	12.5	ns	3-6
^t PLH	Propagation Delay CP to TC	5.0	2.0	11.0	13.5	1.5	16.5	ns	3-6
^t PHL	Propagation Delay CP to TC	5.0	1.5	11.0	13.0	1.5	15.5	ns	3-6
^t PLH	Propagation Delay CET to TC	5.0	1.5	7.5	9.0	1.5	11.5	ns	3-6
^t PHL	Propagation Delay CET to TC	5.0	1.5	8.0	10.0	1.5	13.0	ns	3-6
^t PHL	Propagation Delay MR to Qn	5.0	1.5	8.0	9.5	1.5	12.0	ns	3-6
^t PHL	Propagation Delay MR to TC	5.0	2.5	10	11.5	2.0	14.5	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

			74A0	CT161	74ACT161		1
Symbol	Parameter	V _{CC} *		+25℃ 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarante	eed Minimum		
t _S	Setup Time, HIGH or LOW Pn to CP	5.0	7.0	8.5	11.5	ns	3-9
t _h	Hold Time, HIGH or LOW P _n to CP	5.0	-3.0	-1.0	0.5	ns	3-9
t _S	Setup Time, HIGH or LOW PE to CP	5.0	6.0	7.5	10.5	ns	3-9
t _h	Hold Time, HIGH or LOW PE to CP	5.0	-3.5	0 ,	0.5	ns	3-9
t _S	Setup Time, HIGH or LOW CEP or CET to CP	5.0	4.0	5.5	9.5	ns	3-9
th	Hold Time, HIGH or LOW CEP or CET to CP	5.0	-2.0	0	0.5	ns	3-9
t _W	Clock Pulse Width (Load) HIGH or LOW	5.0	2.0	4.5	6.5	ns	3-6
t _W	Clock Pulse Width (Count) HIGH or LOW	5.0	2.0	4.5	6.5	ns	3-6
t _W	MR Pulse Width, LOW	5.0	3.0	4.5	6.5	ns	3-6
t _{rec}	Recovery Time MR to CP	5.0	0	0	0.5	ns	3-9

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC163	3	74A	C163		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
fmax	Maximum Count Frequency	3.3 5.0	70 110	95 140		60 95		MHz	3-3
^t PLH	Propagation Delay CP to Q_n (\overline{PE} Input HIGH or LOW)	3.3 5.0	2.0 1.5	7.5 5.5	12.5 9.0	1.5 1.0	13.5 9.5	ns	3-6
^t PHL	Propagation Delay CP to Q _n (PE Input HIGH or LOW)	3.3 5.0	1.5 1.5	8.5 6.0	12.0 9.5	1.5 1.5	13.0 10.0	ns	3-6
tPLH	Propagation Delay CP to TC	3.3 5.0	3.0 2.0	9.5 7.0	15.0 10.5	2.5 1.5	16.5 11.5	ns	3-6
^t PHL	Propagation Delay CP to TC	3.3 5.0	3.5 2.0	11.0 8.0	14.0 11.0	2.5 2.0	15.5 11.5	ns	3-6
tPLH	Propagation Delay CET to TC	3.3 5.0	2.0 1.5	7.5 5.5	9.5 6.5	1.5 1.0	11.0 7.5	ns	3-6
tPHL	Propagation Delay CET to TC	3.3 5.0	2.5 2.0	8.5 6.0	11.0 8.5	2.0 1.5	12.5 9.5	ns	3-6

^{*}Voltage Range 3.3 is 3.0 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

			74/	C163	74AC163		Fig. No.
Symbol	Parameter	V _{CC} *		+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	
			Тур	Guarant	eed Minimum		ľ
ts	Setup Time, HIGH or LOW P _n to CP	3.3 5.0	5.5 4.0	13.5 8.5	16.0 10.5	ns	3-9
t _h	Hold Time, HIGH or LOW P _n to CP	3.3 5.0	-7.0 -5.0	-1.0 0	- 0.5 0	ns	3-9
ts	Setup Time, HIGH or LOW	3.3 5.0	5.5 4.0	14 9.5	16.5 11.0	ns	3-9
th	Hold Time, HIGH or LOW SR to CP	3.3 5.0	-7.5 -5.5	-1.0 -0.5	-0.5 0	ns	3-9
t _S	Setup Time, HIGH or LOW PE to CP	3.3 5.0	5.5 4.0	11.5 7.5	14.0 8.5	ns	3-9
th	Hold Time, HIGH or LOW PE to CP	3.3 5.0	-7.5 -5.0	- 1.0 - 0.5	-0.5 0	ns	3-9
t _s	Setup Time, HIGH or LOW CEP or CET to CP	3.3 5.0	3.5 2.5	6.0 4.5	7.0 5.0	ns	3-9
th	Hold Time, HIGH or LOW CEP or CET to CP	3.3 5.0	-4.5 -3.0	0	0 0.5	ns	3-9
t _w	Clock Pulse Width (Load) HIGH or LOW	3.3 5.0	3.0 2.0	3.5 2.5	4.0 3.0	ns	3-6
t _W	Clock Pulse Width (Count) HIGH or LOW	3.3 5.0	3.0 2.0	4.0 3.0	4.5 3.5	ns -	3-6

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT163	3	74A0	CT163		,
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Count Frequency	5.0	120	140		105		MHz	3-3
tPLH	Propagation Delay CP to Q _n (PE Input HIGH or LOW)	5.0	1.5	5.5	10.0	1.5	11.0	ns	3-6
^t PHL	Propagation Delay CP to Q _n (PE Input HIGH or LOW)	5.0	1.5	6.0	11.0	1.5	12.0	ns	.3-6
^t PLH	Propagation Delay CP to TC	5.0	2.5	7.0	11.5	2.0	13.5	ns	3-6
^t PHL	Propagation Delay CP to TC	5.0	3.0	8.0	13.5	2.0	15.0	ns	3-6
^t PLH	Propagation Delay CET to TC	5.0	2.0	5.5	9.0	1.5	10.5	ns	3-6
t _{PHL}	Propagation Delay CET to TC	5.0	2.0	6.0	10.0	2.0	11.0	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

			74A(CT163	74ACT163	Units	Fig. No.
Symbol	Parameter	V _{CC} *		+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF		
			Тур	Guarant	eed Minimum		
ts	Setup Time, HIGH or LOW P _n to CP	5.0	4.0	10.0	12.0	ns	3-9
th	Hold Time, HIGH or LOW P _n to CP	5.0	-5.0	0.5	0.5	ns	3-9
ts	Setup Time, HIGH or LOW SR to CP	5.0	4.0	10.0	. 11.5	ns	3-9
th	Hold Time, HIGH or LOW SR to CP	5.0	-5.5	-0.5	-0.5	ns	3-9
t _s	Setup Time, HIGH or LOW PE to CP	5.0	4.0	8.5	10.5	ns	3-9
th	Hold Time, HIGH or LOW PE to CP	5.0	-5.5	-0.5	0	ns	3-9
t _s	Setup Time, HIGH or LOW CEP or CET to CP	5.0	2.5	5.5	6.5	ns	3-9
th	Hold Time, HIGH or LOW CEP or CET to CP	5.0	-3.0	0	0.5	ns	3-9
t _w	Clock Pulse Width HIGH or LOW	5.0	2.0	3.5	3.5	ns	3-6
t _w	Clock Pulse Width (Count) HIGH or LOW	5.0	2.0	3.5	3.5	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V


CAPACITANCE

Symbol	Parameter	Value Type	Units	Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance	45	pF	$V_{CC} = 5.0 \text{ V}$

MC74AC174 **MC74ACT174**

HEX D FLIP-FLOP WITH MASTER RESET

N SUFFIX **CASE 648-08 PLASTIC** D SUFFIX CASE 751B-03 PLASTIC




Hex D Flip-Flop with Master Reset

The MC74AC174/74ACT174 is a high-speed hex D flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops.

- Outputs Source/Sink 24 mA
- 'ACT174 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

 $D_0 - D_5$ Data Inputs

CP Clock Pulse Input MR Master Reset Input

Q₀-Q₅ Outputs

TRUTH TABLE

		Inputs		Output
	MR	СР	D	Q ·
	L.	Х	Х	L
	Н	1	Н	Н
1	Н	1	L.	L
	Н	L	X	Q

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial


MC74AC174 • MC74ACT174

FUNCTIONAL DESCRIPTION

The MC74AC174/74ACT174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset (\overline{MR}) are common to all flip-flops. Each D input's state is transferred to the corresponding flip-flop's output following the LOW-to-HIGH Clock (CP) transition. A LOW input to the

Master Reset (MR) will force all outputs LOW independent of Clock or Data inputs. The MC74AC174/74AC174/is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit			
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V			
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5				
/out DC Output Voltage (Referenced to GND)		-0.5 to V _{CC} +0.5	V			
lin	DC Input Current, per Pin	±20	mA			
lout	DC Output Sink/Source Current, per Pin	± 50	mA			
ICC DC V _{CC} or GND Current per Output Pin		±50	mA			
T _{stg}	Storage Temperature	-65 to +150	°C			

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC74AC174 • MC74ACT174

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	'AC	2.0	5.0	, 6.0	
	Supply Voltage	'ACT	4.5	5.0	5.5	- V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	0		Vcc	V	
		V _{CC} @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
	<u>'</u>	V _{CC} @ 5.5 V		25		
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
474	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
ГОН	Output Current — High				-24	mA
loL	Output Current — Low				24	mA

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	IAC	74AC		
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu A$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -12 mA I _{OH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	. V	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
IIN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	V _I = V _{CC} , GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

*Maximum test duration 2.0 ms, one output loaded at a time.

*Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

			74/	ACT	74ACT		1
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu A$
		4.5 5.5		3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 24 mA 10L 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}$, GND
ΔICCT	Additional Max. I _{CC} /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD .	Output Current	5.5		-	-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	*			74AC			IAC		
	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
f _{max}	Maximum Clock Frequency	3.3 5.0	90 100	100 125		70 100		MHz	3-3
^t PLH	Propagation Delay CP to Q _n	3.3 5.0	2.0 1.5	9.0 6.0	11.5 8.5	1.5 1.0	12.5 9.5	ns	3-6
t _{PHL}	Propagation Delay CP to Q _n	3.3 5.0	2.0 1.5	8.5 6.0	11.0 8.0	1.5 1.0	12.0 9.0	ns	3-6
^t PHL	Propagation Delay MR to Q _n	3.3 5.0	2.5 1.5	9.0 7.0	11.5 9.0	2.0 1.5	12.5 10.5	ns	3 -6

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	V _{CC} *	74	AC	74AC	Units	
				+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF		Fig.
			Тур	Guarante	eed Minimum		
ts	Setup Time, HIGH or LOW D _n to CP	3.3 5.0	2.5 2.0	6.5 5.0	7.0 5.5	ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	3.3 5.0	1.0 0.5	3.0 3.0	3.0 3.0	ns	3-9
t _W	MR Pulse Width, LOW	3.3 5.0	1.0 1.0	5.5 5.0	7.0 5.0	ns	3-6
t _w	CP Pulse Width	3.3 5.0	1.0 1.0	5.5 5.0	7.0 5.0	ns	3-6
t _{rec}	Recovery Time MR to CP	3.3 5.0	0	2.5 2.0	2.5 2.0	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC174 ● MC74ACT174

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

			74ACT T _A = +25°C C _L = 50 pF			74ACT T _A = -40°C to +85°C C _L = 50 pF		Units	Fig.
Symbol	Parameter	V _{CC} *							
5.1			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0	165			140	- '	MHz	3-3
^t PLH	Propagation Delay CP to Q _n	5.0	1.5		10.5	1.5	11.5	ns	3-6
t _{PHL}	Propagation Delay CP to Q _n	5.0	1.5		10.5	1.5	11.5	ns	3-6
^t PHL	Propagation Delay MR to On	5.0	1.5		9.5	1.5	11.0	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

			74ACT		74ACT		
Symbol	Parameter	V _{CC} *	T _A = C _L =	+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarante	eed Minimum		
t _S	Setup Time, HIGH or LOW D _n to CP	5.0		1.5	1.5	ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	5.0		2.0	2.0	ns	3-9
t _w	MR Pulse Width, LOW	5.0		3.0	3.5	ns	3-6
t _W	CP Pulse Width HIGH or LOW	5.0		3.0	3.5	ns	3-6
t _{rec}	Recovery Time MR to CP	5.0		0.5	0.5	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	85	pF	$V_{CC} = 5.0 \text{ V}$

MOTOROLA


MC74AC190


Up/Down Counter with Preset and Ripple Clock

The MC74AC190 is a reversible BCD (8421) decade counter which features synchronous counting and asynchronous presetting. The preset feature allows the MC74AC190 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.


- High-Speed 120 MHz Typical Count Frequency
- Synchronous Counting
- Asynchronous Parallel Load
- Cascadable
- Outputs Source/Sink 24 mA

UP/DOWN COUNTER WITH PRESET AND RIPPLE CLOCK





LOGIC SYMBOL



PIN NAMES

CE Count Enable Input
CP Clock Pulse Input
P0-P3 Parallel Data Inputs
Asynchronous Paral

PL Asynchronous Parallel Load Input U/D Up/Down Count Control Input

Q₀-Q₃ Flip-Flop Outputs
RC Ripple Clock Output
TC Terminal Count Output

5

FUNCTIONAL DESCRIPTION

The MC74AC190 is a synchronous up/down BCD decade counter. It contains four edge-triggered flip-flops with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (\overline{PL}) input is LOW, information present on the Parallel Load inputs (P_0-P_3) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the $\overline{\text{CE}}$ input inhibits counting. When $\overline{\text{CE}}$ is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the $\overline{\text{U}}/\text{D}$ input signal, as indicated in the Mode Select Table. $\overline{\text{CE}}$ and $\overline{\text{U}}/\text{D}$ can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/under-flow indicators. The terminal count (TC) output is normally LOW. It goes HIGH when the circuits reach zero in the count down mode or 9 in the count up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until U/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock (RC) output. The RC output is normally HIGH. When CE is LOW and TC is HIGH, RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters, as indicated in Figures a and b. In Figure a, each RC output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on CE inhibits the RC output pulse, as indicated in the RC Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in Figure b. All clock inputs are driven in parallel and the $\overline{\rm RC}$ outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the $\overline{\rm RC}$ output of any device goes HIGH shortly after its CP input goes HIGH

The configuration shown in Figure c avoids ripple delays and their associated restrictions. The $\overline{\text{CE}}$ input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures a and b doesn't apply, because the TC output of a given stage is not affected by its own $\overline{\text{CE}}$.

MODE SELECT TABLE

	Inp	uts		Mode			
PL	CE	Ū/D	CP	Ivioue			
H L H	L L X	L X X	X X T	Count Up Count Down Preset (Asyn.) No Change (Hold)			

RC TRUTH TABLE

	Inp	uts	Outputs	
PL	CE	TC*	СР	RC
Н	L	Н	T	T
н	H	Х	X	Н
H	X	L	Х	ן н
L	x	Х	Х	Н

- *TC is generated internally
- H = HIGH Voltage Level
 L = LOW Voltage Level
- X = Immaterial

STATE DIAGRAM




Figure a: N-Stage Counter Using Ripple Clock




Figure b: Synchronous N-Stage Counter Using Ripple Carry/Borrow






Figure c: Synchronous N-Stage Counter With Parallel Gated Carry/Borrow



5

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of the logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC.	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	·V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC VCC or GND Current per Output Pin	±50	mA
T _{stq}	Storage Temperature	- 65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC74AC190

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Parameter				Unit
Vcc	Supply Voltage	'AC	2.0	5.0	6.0	
		'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	0		Vcc	V	
t _r , t _f	In the Division of Education	V _{CC} @ 3.0 V		150		
	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
loн	Output Current — High			-24	mA	
loL	Output Current — Low			24	mA	

^{1.} V_{In} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	4AC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu A$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
JIN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min
Icc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.
Note: I_{IN} and I_{CC} (# 3.0 V are guaranteed to be less than or equal to the respective limit (# 5.5 V V_{CC}.

MC74AC190

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	Parameter			74AC190			C190		
Symbol		V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Count Frequency	3.3 5.0	80 110					MHz	3-3
tPLH	Propagation Delay CP to Q _n	3.3 5.0	2.0 1.5		1.4 9.5	2.0 2.0	15.5 11.0	ns	3-6
^t PHL	Propagation Delay CP to Q _n	3.3 5.0	2.5 1.5		14.5 10.0	2.0 2.0	16.0 11.5	ns	3-6
^t PLH	Propagation Delay CP to TC	3.3 5.0	3.5 2.5		17.0 11.5	2.0 2.0	18.5 13.0	ns	3-6
^t PHL	Propagation Delay . CP to TC	3.3 5.0	3.5 2.5		17.0 12.5	2.0 2.0	18.5 13.0	ns	3-6
^t PLH	Propagation Delay CP to RC	3.3 5.0	2.5 2.0		11.5 7.5	2.0 2.0	13.0 9.5	ns	3-6
^t PHL	Propagation Delay CP to RC	3.3 5.0	2.5 1.5		11.0 8.0	2.0 2.0	12.5 9.5	ns	3-6
^t PLH	Propagation Delay CE to RC	3.3 5.0	2.5 1.5		12.0 8.0	2.0 2.0	13.0 9.0	ns	3-6
tPHL	Propagation Delay CE to RC	3.3 5.0	2.0 1.5		13.0 8.0	2.0 2.0	14.5 9.0	ns	3-6
[†] PLH	Propagation Delay	3.3 5.0	2.5 1.5		14.0 8.5	2.0 2.0	15.5 10.0	ns	3-6
^t PHL	Propagation Delay	3.3 5.0	2.5 2.5		13.0 8.5	2.0 2.0	14.5 10.0	ns	3-6
^t PLH	Propagation Delay U/D to TC	3.3 5.0	3.0 3.0		12.0 8.0	2.0 2.0	13.0 9.0	ns	3-6
^t PHL	Propagation Delay U/D to TC	3.3 5.0	3.0 3.0	100	12.0 8.0	2.0 2.0	13.0 9.0	ns	3-6
tPLH	Propagation Delay	3.3 5.5	2.0 2.0		15.0 10.0	1.5 1.5	17.0 11.5	ns	3-6
^t PHL	Propagation Delay	3.3 5.0	2.0 2.0		14.0 9.5	1.5 1.5	16.0 11.0	ns	3-6
^t PLH	Propagation Delay PL to Qn	3.3 5.0	3.0 3.0		18.0 10.5	2.0 2.0	19.5 12.5	ns	3-6
tPHL	Propagation Delay PL to Qn	3.3 5.0	2.5 2.0		15.0 10.5	2.0 2.0	17.0 12.0	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

		V _{CC} *	744	C190	74AC190		
Symbol	Parameter		T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
ts	Setup Time, HIGH or LOW Pn to PL	3.3 5.0		0.5 0	0.5 0	ns	3-9
^t h	Hold Time, HIGH or LOW P _n to PL	3.3 5.0		0	0	ns	3-9
ts	Setup Time, LOW CE to CP	3.3 5.0		6.5 4.5	7.5 5.0	ns	3-9
th	Hold Time, LOW CE to CP	3.3 5.0		0	- 0 0	ns	3-9
t _s	Setup Time, HIGH or LOW U/D to CP	3.3 5.0		8.5 5.0	9.5 6.0	ns	3-9
t _h	Hold Time, HIGH or LOW $\overline{\text{U}}/\text{D}$ to CP	3.3 5.0		0	0	ns	3-9
t _w	PL Pulse Width, LOW	3.3 5.0		5.0 3.5	5.5 4.0	ns	3-6
t _w	CP Pulse Width, LOW	3.3 5.0		5.0 3.5	5.5 4.0	ns	3-6
t _{rec}	Recovery Time PL to CP	3.3 5.0		0.5 0	0.5 0	ns	3-9

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	75	pF	V _{CC} = 5.0 V



4-Bit Bidirectional Universal Shift Register

The MC74AC194/74ACT194 is a high-speed 4-bit bidirectional universal shift register. As a high-speed multifunctional, sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers. The 'AC/ACT194 is similar in operation to the 'AS195 universal shift register, with added features of shift left without external connections and hold (do nothing) modes of operation.

- Typical Shift Frequency of 150 MHz
- Asynchronous Master Reset
- Hold (Do Nothing) Mode
- Fully Synchronous Serial or Parallel Data Transfers

FUNCTIONAL DESCRIPTION

The MC74AC/74ACT194 contains four edge-triggered D flip-flops and the necessary interstage logic to synchronously perform shift right, shift left, parallel load and hold operations. Signals applied to the Select (So, S1) inputs determine the type of operation, as shown in the Mode Select Table. Signals on the Select, Parallel data (P0-P3) and Serial data (DSR, DSL) inputs can change when the clock is in either state, provided only that the recommended setup and hold times, with respect of the clock rising edge, are observed. A LOW signal on Master Reset (MR) overrides all other inputs and forces the outputs LOW.

MODE SELECT TABLE


Operating		Inputs							Outputs			
Mode	MR	S ₁	S ₀	DSR	DSL	Pn	σ^0	α ₁	Q_2	Ο3		
Reset	L	х	Х	Х	Х	Х	L	L	L	L		
Hold	Н	ì	1	Х	Х	Х	qo	q ₁	q2	q3		
Shift Left	H	h h	 	X	l h	X	91 91	q ₂ q ₂	q3 q3	L H		
Shift Right	Н	1	h h	l h	X	X X	L	90 90	91 91	q ₂ q ₂		
Parallel Load	Н	h	h	Х	Х	pn	P0	p ₁	p ₂	рз		
I = LOW voltage	level o	ne se	etup 1	ime p	rior to	the L	OW-t	o-HIC	3H cl	ock		


- transition. h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock
- $p_n(q_n)$ = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH clock transition.
- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial

MC74AC194 **MC74ACT194**

4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER








MC74AC194 • MC74ACT194

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
Icc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC74AC194 ● MC74ACT194

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
-,		'AC	2.0	5.0	6.0	v
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	v
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	0		Vcc	V	
t _r , t _f		V _{CC} @ 3.0 V		150		
	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		
Tj	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range	-40	25	85	°C	
ОН	Output Current — High			-24	mA	
loL	Output Current — Low				24	mA

V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.
 V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74AC		74AC			
Symbol	Parameter	V _{CC}	T _A =	+25℃	T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
Voн	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$	
	*	3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA	
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	. V	I _{OUT} = 50 μA	
· .		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA	
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_{I} = V_{CC}$, GND	
lOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min	
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND	

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC194 • MC74ACT194

DC CHARACTERISTICS

			74	ACT	74ACT		
Symbol	Parameter	V _{CC} (V)	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits	r yel,	
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V ,	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*VIN = VIL or VIH - 24 mA - 24 mA
VOL	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	I _{OUT} = 50 μA
	,	4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔI _{CCT}	Additional Max. ICC/Input	5.5	0.6	-	1.5	mA	$V_{I} = V_{CC} - 2.1 V$
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5		· .	- 75	mA	V _{OHD} = 3.85 V Min
Icc -	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

			74AC V _{CC} * (V) T _A = +25°C C _L = 50 pF				74AC		
Symbol	Parameter	V _{CC} *					−40°C -85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Input Frequency	3.3 5.0	i.		-			MHz	3-3
^t PLH	Propagation Delay CP to Q	3.3 5.0		8.5 6.5				ns	3-6
^t PHL	Propagation Delay CP to Q	3.3 5.0		8.5 6.5				ns	3-6
^t PHL	Propagation Delay Reset to Q	3.3 5.0		7.5 5.5				ns	3-6

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC194 ● MC74ACT194

AC OPERATING REQUIREMENTS

	A.		74/	AC	74AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
	10.00	1	Тур	Guarant	eed Minimum		
t _S	Setup Time, HIGH or LOW S ₀ or S ₁ to CP	3.3 5.0				ns	3-9
th	Hold Time, CP to any Input	3.3 5.0		·	. :	ns	3-9
ts	Setup Time, Parallel Data to CP	3.3 5.0				ns	3-9
t _h	Hold Time, HIGH or LOW Data to CP	3.3 5.0				ns	3-9
t _w	CP Pulse Width	3.3 5.0	2.0 2.0	5.5 4.5	7.0 5.0	ns	3-6
t _w	MR Pulse Width	3.3 5.0	2.0 3.0	5.5 6.0	7.0 6.5	ns	3-9
t _{rec}	Recovery Time MR to CP	3.3 5.0	-2.5 -1.5	0 0	0 0	ns	3-9

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	-			74ACT			CT		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Input Frequency	5.0						MHz	3-3
^t PLH	Propagation Delay CP to Q	5.0						ns	3-6
^t PHL	Propagation Delay CP to Q	5.0						ns	3-6
^t PHL	Propagation Delay MR to Q	5.0		6.5	9.5	1.0	10.5	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC194 • MC74ACT194

AC OPERATING REQUIREMENTS

		Vcc*	74ACT T _A = +25°C C _L = 50 pF		74ACT		
Symbol	Parameter				T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum	1	
t _s	Setup Time, HIGH or LOW S ₀ or S ₁ to CP	5.0				ns	3-9
th	Hold Time, CP to any Input	5.0		 		ns	3-9
t _S	Setup Time, Parallel Data to CP	5.0		 		-	
th	Hold Time, HIGH or LOW Data to CP	5.0				ns	3-9
t _w	CP Pulse Width HIGH or LOW	5.0				ns	3-9
t _w	MR Pulse Width, LOW	5.0	5.5	8.5	9.5		
t _{rec}	Recovery Time MR to CP	5.0		2.0	5.5	ns	3-9

^{*}Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance		pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance		pF	V _{CC} = 5.0 V



Octal Buffer/Line Driver with 3-State Outputs

The MC74AC240/74ACT240 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver which provides improved PC board density.

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Outputs Source/Sink 24 mA
- 'ACT240 Has TTL Compatible Inputs

TRUTH TABLES

Inpu	ıts	Outputs
ŌE ₁	D	(Pins 12, 14, 16, 18)
L	L	H
L	H	L
Н	Х	Z

Inpu	ıts	Outputs
OE ₂	D	(Pins 3, 5, 7, 9)
L	L	Н
L	Н	L
Н	Х	Z

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

Z = High Impedance

MC74AC240 MC74ACT240

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS





Parameter	Value	Unit
DC Supply Voltage (Referenced to GND)		V
DC Input Voltage (Referenced to GND)		V
DC Output Voltage (Referenced to GND)		. V
DC Input Current, per Pin		mA
DC Output Sink/Source Current, per Pin		
DC V _{CC} or GND Current per Output Pin		mA
Storage Temperature	- 65 to + 150	mA °C
	DC Supply Voltage (Referenced to GND) DC Input Voltage (Referenced to GND) DC Output Voltage (Referenced to GND) DC Input Current, per Pin DC Output Sink/Source Current, per Pin DC VCC or GND Current per Output Pin	DC Supply Voltage (Referenced to GND) −0.5 to +7.0 DC Input Voltage (Referenced to GND) −0.5 to V _{CC} +0.5 DC Output Voltage (Referenced to GND) −0.5 to V _{CC} +0.5 DC Input Current, per Pin ±20 DC Output Sink/Source Current, per Pin ±50 DC V _{CC} or GND Current per Output Pin ±50 Storage Temperature ±50

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	'AC	2.0	5.0	6.0	
		'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	C Input Voltage, Output Voltage (Ref. to GND)			Vcc	V
t _r , t _f	Input Bigg and Fall Till (A)	V _{CC} @ 3.0 V		150	- 55	ns/V
	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		
		V _{CC} @ 5.5 V	-	25		
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
loн	Output Current — High				- 24	
loL	Output Current — Low			24	mA mA	

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

MC74AC240 • MC74ACT240

DC CHARACTERISTICS

			74.	AC	74AC			
Symbol	Parameter	V _{CC}	T _A =	+25℃	T _A = -40°C to +85°C	Units	Conditions	
			Тур	Guai	ranteed Limits			
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
Vон	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	I _{OUT} = -50 μA	
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA	
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA	
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA 1 _{OL} 24 mA 24 mA	
l _{IN}	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	$V_{I} = V_{CC}$, GND	
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V_{l} (OE) = V_{lL} , V_{lH} V_{l} = V_{CC} , V_{GND} V_{O} = V_{CC} , GND	
lold	†Minimum Dynamic	5.5			75	mÁ	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Mir	
Icc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND	

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC240 • MC74ACT240

DC CHARACTERISTICS

			74	ACT	74ACT			
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = - -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits	1		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8	0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
Vон	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$	
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -24 mA -24 mA	
VOL	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	I _{OUT} = 50 μA	
	15	4.5 5.5		0.36 0.36	0.44 0.44	٧	$*V_{IN} = V_{IL} \text{ or } V_{IH}$ I_{OL} 24 mA 24 mA	
lIN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND	
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$	
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , V _{GND} V _O = V _{CC} , GND	
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min	
lcc	Maximum Quiescent. Supply Current	5,5		8.0	80	μΑ	VIN = V _{CC} or GND	

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC240 • MC74ACT240

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	Parameter		74AC TA = +25°C CL = 50 pF			74AC T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
Symbol		V _{CC} *							
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay Data to Output	3.3 5.0	1.5 1.5	6.0 4.5	8.0 6.5	1.0 1.0	9.0 7.0	ns	3-5
^t PHL	Propagation Delay Data to Output	3.3 5.0	1.5 1.5	5.5 4.5	8.0 6.0	1.0 1.0	8.5 6.5	ns	3-5
tPZH	Output Enable Time	3.3 5.0	1.5 1.5	6.0 5.0	10.5 7.0	1.0 1.0	11.0 8.0	ns	3-7
tPZL	Output Enable Time	3.3 5.0	1.5 1.5	7.0 5.5	10.0 8.0	1.0 1.0	11.0 8.5	ns	3-8
tPHZ	Output Disable Time	3.3 5.0	1.5 1.5	7.0 6.5	10.0 9.0	1.0 1.0	10.5 9.5	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	1.5 1.5	7.5 6.5	10.5 9.0	1.0 1.0	11.5 9.5	- ns	3-8

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	Parameter		74ACT T _A = +25°C C _L = 50 pF			74ACT T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
Symbol		V _{CC} *							
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay Data to Output	5.0	1.5	6.0	8.5	1.5	9.5	ns	3-5
^t PHL	Propagation Delay Data to Output	5.0	1.5	5.5	7.5	1.5	8.5	ns	. 3-5
tpzh	Output Enable Time	5.0	1.5	7.0	8.5	1.0	9.5	ns	3-7
tPZL -	Output Enable Time	5.0	2.0	7.0	9.5	1.5	10.5	ns	3-8
tPHZ	Output Disable Time	5.0	2.0	8.0	9.5	2.0	10.5	ns	3-7
tPLZ .	Output Disable Time	5.0	2.5	6.5	10.0	2.0	10.5	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V ,

CAPACITANCE

Symbol Parameter		Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
CPD	Power Dissipation Capacitance	45	pF	V _{CC} = 5.0 V



Octal Buffer/Line Driver with 3-State Outputs

The MC74AC241/74ACT241 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver which provides improved PC board density.

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Outputs Source/Sink 24 mA
- 'ACT241 Has TTL Compatible Inputs

TRUTH TABLES


	Inputs		Outputs
Ō	OE ₁ D		(Pins 12, 14, 16, 18)
ı	_	L	L
L	-	Н	Н
ŀ	1	Х	Z -


Inpu	uts	Outputs
OE ₂ D		(Pins 3, 5, 7, 9)
Н	L	L
H	Н	н
- L	Х	Z

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

MC74AC241 **MC74ACT241**

OCTAL BUFFER/LINE DRIVER WITH **3-STATE OUTPUTS**





Symbol	Parameter	1	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)		-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)		-0.5 to V _{CC} +0.5	٧
V _{out}	DC Output Voltage (Referenced to GND)		-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin		±20	mA
lout	DC Output Sink/Source Current, per Pin		± 50	mA
Icc	DC V _{CC} or GND Current per Output Pin		±50	mA
T _{stg}	Storage Temperature		-65 to +150	°C

T_{stg} *Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
-,		'AC	2.0	5.0	6.0	v
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	· ·
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	DC Input Voltage, Output Voltage (Ref. to GND)			V _{CC}	V
t _r , t _f		V _{CC} @ 3.0 V		150		
	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
47.4		V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		110, 1
Tj	Junction Temperature (PDIP)	1			140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
	Output Current — High			- 24	mA	
loL	Output Current — Low			24	mA	

V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.
 V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

MC74AC241 • MC74ACT241

DC CHARACTERISTICS

Symbol	Parameter		7.	4AC	74AC		
		V _{CC} (V)	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	.2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu A$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
VOL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	v	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA 1 _{OL} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
loz	Maximum 3-State Current	5.5		± 0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , GND
OLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

*All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.
Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC241 • MC74ACT241

			74A	CT	74ACT		
Symbol	Parameter	V _{CC}	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH.	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
VIL	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	$I_{OUT} = 50 \mu\text{A}$
		4.5 5.5		0.36 0.36	0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 24 mA I _{OL} 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. Icc/Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1 V$
loz	Maximum 3-State Current	5.5		± 0.5	± 5.0	μΑ	$V_I (OE) = V_{IL}, V_{IH}$ $V_I = V_{CC}, V_{GND}$ $V_O = V_{CC}, GND$
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	. μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

*Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC241 • MC74ACT241

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	7			74AC			74AC		Fig.
Symbol	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay Data to Output	3.3 5.0	1.5 1.5	6.0 5.0	9.0 7.0	1.5 1.0	10.0 7.5	ns	3-5
^t PHL	Propagation Delay Data to Output	3.3 5.0	1.5 1.5	6.0 4.5	9.0 7.0	1.0 1.0	10.5 7.5	ns	3-5
^t PZH	Output Enable Time	3.3 5.0	1.5 1.5	6.5 5.5	12.5 9.0	1.0 1.0	13.0 9.5	ns	3-7
^t PZL	Output Enable Time	3.3 5.0	1.5 1.5	7.0 5.5	12.0 9.0	1.5 1.0	13.0 9.5	ns	3-8
^t PHZ	Output Disable Time	3.3 5.0	2.0 1.5	8.0 6.5	12.0 10.0	2.0 1.0	12.5 10.5	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	1.5 1.5	7.0 6.0	12.5 10.0	1.0 1.0	13.5 10.5	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	Parameter	V _{CC} *	74ACT TA = +25°C CL = 50 pF			74ACT TA = -40°C to +85°C CL = 50 pF			Fig. No.
Symbol								Units	
			Min	Тур	Max	Min	Max		
tPLH	Propagation Delay Data to Output	5.0	1.5	6.5	9.0	1.5	10.0	ns	3-5
^t PHL	Propagation Delay Data to Output	5.0	1.5	7.0	9.0	1.5	10.0	ns	3-5
^t PZH	Output Enable Time	5.0	1.5	6.0	9.0	1.0	10.0	ns	3-7
^t PZL	Output Enable Time	5.0	1.5	7.0	10.0	1.5	11.0	ns	
tPHZ	Output Disable Time	5.0	1.5	8.0	10.5	1.5	11.5		3-8
^t PLZ	Output Disable Time	5.0	2.0	7.0	10.5	1.5	11.5	ns	3-7 3-8

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	45	pF	V _{CC} = 5.0 V



Octal Buffer/Line Driver with 3-State Outputs

The MC74AC244/74ACT244 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter/ receiver which provides improved PC board density.

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Outputs Source/Sink 24 mA
- 'ACT244 Has TTL Compatible Inputs

TRUTH TABLES

Inpu	ıts	Outputs
ŌĒ ₁	D	(Pins 12, 14, 16, 18)
L	L	- L
L	Н	н
Н	X	Z


Inpu	ıts	Outputs	
ŌE ₂	D	(Pins 3, 5, 7, 9)	
L	L	L.	
L	Н	Н	
Н	Х	Z	


H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

Z = High Impedance

MC74AC244 **MC74ACT244**

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS





MC74AC244 ● MC74ACT244

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	v
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc .	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	−65 to +150	°C

Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	'AC	2.0	5.0	6.0	
	Juppi, Tokugo	'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	DC Input Voltage, Output Voltage (Ref. to GND)				V
	(P:	V _{CC} @ 3.0 V		150	Vcc	
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
7/ 1	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0	0	ns/V
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
ЮН	Output Current — High				-24	mA
loL	Output Current — Low			1, 4, 4,	24	mA

^{1.} Vin from 30% to 70% VCC; see individual Data Sheets for devices that differ from the typical input rise and fall times.
2. Vin from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

			74.	AC	74AC		
Symbol	Parameter	V _{CC} (V)	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
Vон	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 12 mA 1 _{OL} 24 mA 24 mA
lIN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}$, GND
loz	Maximum 3-State Current	5.5		± 0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
lOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thesholds on input associated with output under test.

*Maximum test duration 2.0 ms, one output loaded at a time.

*Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

		1	74	ACT	74ACT		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	· V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
-		4.5 5.5		3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 1 _{OL} 24 mA
IN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. I _{CC} /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
loz	Maximum 3-State Current	5.5		± 0.5	± 5.0	μΑ	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , V _{GND} V _O = V _{CC} , GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC244 • MC74ACT244

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC			AC		
Symbol	Parameter	V _{CC} *	т	A = +25°	°C F	T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay Data to Output	3.3 5.0	2.0 1.5	6.5 5.0	9.0 7.0	1.5 1.0	10.0 7.5	ns	3-5
^t PHL	Propagation Delay Data to Output	3.3 5.0	2.0 1.5	6.5 5.0	9.0 7.0	2.0 1.0	10.0 7.5	ns	3-5
^t PZH	Output Enable Time	3.3 5.0	2.0 1.5	6.0 5.0	10.5 7.0	1.5 1.5	11.0 8.0	ns	3-7
tPZL	Output Enable Time	3.3 5.0	2.5 1.5	7.5 5.5	10.0 8.0	2.0 1.5	11.0 8.5	ns	3-8
^t PHZ	Output Disable Time	3.3 5.0	3.0 2.5	7.0 6.5	10.0 9.0	1.5 1.0	10.5 9.5	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	2.5 2.0	7.5 6.5	10.5 9.0	2.5 2.0	11.5 9.5	ns	3-8

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT		74/	ACT		
Symbol	Parameter	V _{CC} *	Ţ	A = +25 CL = 50 p	°C F	T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
	T		Min	Тур	Max	Min	Max		
tPLH	Propagation Delay Data to Output	5.0	2.0	6.5	9.0	1.5	10.0	ns	3-5
^t PHL	Propagation Delay Data to Output	5.0	2.0	7.0	9.0	1.5	10.0	ns	3-5
tPZH	Output Enable Time	5.0	1.5	6.0	8.5	1.0	9.5	ns	3-7
tPZL	Output Enable Time	5.0	2.0	7.0	9.5	1.5	10.5	ns	3-8
tPHZ	Output Disable Time	5.0	2.0	7.0	9.5	1.5	10.5	ns	3-7
tPLZ	Output Disable Time	5.0	2.5	7.5	10.0	2.0	10.5	ns	3-8

*Voltage Range 5.0 is 5.0 V ± 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance	45	pF	V _{CC} = 5.0 V



Octal Bidirectional Transceiver with 3-State Inputs/Outputs

The MC74AC245/74ACT245 contains eight non-inverting bidirectional buffers with 3-state outputs and is intended for bus-oriented applications. Current sinking capability is 24 mA at both the A and B ports. The Transmit/Receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a High Z condition.

- · Noninverting Buffers
- Bidirectional Data Path
- A and B Outputs Source/Sink 24 mA
- 'ACT245 Has TTL Compatible Inputs

PIN NAMES

OE Output Enable Input
T/R Transmit/Receive Input

A₀-A₇ Side A 3-State Inputs or 3-State Outputs B₀-B₇ Side B 3-State Inputs or 3-State Outputs

TRUTH TABLES


Inp	uts	0	
ŌĒ	T/R	Outputs	
L L H	L H X	Bus B Data to Bus A Bus A Data to Bus B High Z State	


H = HIGH Voltage Level L = LOW Voltage Level

L = LOW Voltage Lev X = Immaterial

MC74AC245 MC74ACT245

OCTAL BIDIRECTIONAL TRANSCEIVER WITH 3-STATE INPUTS/OUTPUTS





MC74AC245 • MC74ACT245

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stq}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
		'AC	2.0	5.0	6.0	V
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	· ·
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to GND)		0		Vcc	٧
				150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
47.4		V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		115/ V
Tj .	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
ЮН	Output Current — High	,			-24	mA
loL	Output Current — Low				24	mA

^{1.} Vin from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. Vin from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

MC74AC245 • MC74ACT245

			74	AC	74AC			
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$	
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA	
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA	
	-	3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA	
liN .	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}$, GND	
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , GND	
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min	
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND	

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{|N} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC245 ● MC74ACT245

	Parameter		74	ACT	74ACT			
Symbol		V _{CC} (V)	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
Voн	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$	
	,	4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 24 mA I _{OH} - 24 mA	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	$I_{OUT} = 50 \mu\text{A}$	
		4.5 5.5		0.36 0.36	0.44 0.44	V	$*V_{IN} = V_{IL} \text{ or } V_{IH}$ I_{OL} 24 mA 24 mA	
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND	
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$	
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , GND	
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Mir	
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	$V_{IN} = V_{CC}$ or GND	

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC245 • MC74ACT245

$\begin{tabular}{ll} \bf AC\ CHARACTERISTICS\ (For\ Figures\ and\ Waveforms\ --\ See\ Section\ 3) \end{tabular}$

				74AC		74	AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.	
			Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay A _n to B _n or B _n to A _n	3.3 5.0	1.5 1.5	5.0 3.5	8.5 6.5	1.0 1.0	9.0 7.0	ns	3-5
^t PHL	Propagation Delay A _n to B _n or B _n to A _n	3.3 5.0	1.5 1.5	5.0 3.5	8.5 6.0	1.0 1.0	9.0 7.0	ns	3-5
^t PZH	Output Enable Time	3.3 5.0	2.5 1.5	7.0 5.0	11.5 8.5	2.0 1.0	12.5 9.0	ns	3-7
^t PZL	Output Enable Time	3.3 5.0	2.5 1.5	7.5 5.5	12.0 9.0	2.0 1.0	13.5 9.5	ns	3-8
^t PHZ	Output Disable Time	3.3 5.0	2.0 1.5	6.5 5.5	12.0 9.0	1.0 1.0	12.5 10.0	ns	3-7
t _{PLZ}	Output Disable Time	3.3 5.0	2.0 1.5	7.0 5.5	11.5 9.0	1.5 1.0	13.0 10.0	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

$\begin{tabular}{ll} \bf AC\ CHARACTERISTICS\ (For\ Figures\ and\ Waveforms -- See\ Section\ 3) \end{tabular}$

				74ACT		74.	ACT		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	j
^t PLH	Propagation Delay A _n to B _n or B _n to A _n	5.0	1.5	4.0	7.5	1.5	8.0	ns	3-5
^t PHL	Propagation Delay A _n to B _n or B _n to A _n	5.0	1.5	4.0	8.0	1.0	9.0	ns	3-5
^t PZH	Output Enable Time	5.0	1.5	5.0	10	1.5	11.0	ns	3-7
^t PZL	Output Enable Time	5.0	1.5	5.5	10	1.5	12.0	ns	3-8
^t PHZ	Output Disable Time	5.0	1.5	5.5	10	1.0	11.0	ns	3-7
^t PLZ	Output Disable Time	5.0	2.0	5.0	10	1.5	11.0	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{I/O}	Input/Output Capacitance	15	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	45	pF	V _{CC} = 5.0 V




8-Input Multiplexer with 3-State Outputs

The MC74AC251/74ACT251 is a high-speed 8-input digital multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. It can be used as a universal function generator to generate any logic function of four variables. Both true and complementary outputs are provided.

- Multifunctional Capability
- On-Chip Select Logic Decoding
- Inverting and Noninverting 3-State Outputs
- Outputs Source/Sink 24 mA
- 'ACT251 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

S₀-S₂ Select Inputs OE 3-State Output 3-State Output Enable Input

Multiplexer Inputs

3-State Multiplexer Output

l₀−l₇ Z Z Complementary 3-State Multiplexer Output


TRUTH TABLE


	Inp	Out	puts		
ŌĒ	S ₂	S ₁	S ₀	Z	Z
Н	Х	Х	Х	Z	Z
L	L	L	L	Īo	10
L	L	L	Н	Ī ₁	11
L	L	Н	L	Ī ₂	12
L	L	Н	Н	Īз	lз
L	Н	L	L	Ī4	14
L	Н	· L	Н	Ī ₅	15
L	Н	Н	L	<u> </u> 6	16
L	Н	Н	Н	Ī7	17

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance

MC74AC251 **MC74ACT251**

8-INPUT **MULTIPLEXER WITH 3-STATE OUTPUTS**






FUNCTIONAL DESCRIPTION

This device is a logical implementation of a single-pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0 , S_1 , S_2 . Both true and complementary outputs are provided. The Output Enable input (\overline{OE}) is active LOW. When it is activated, the logic function provided at the output is:

$$\begin{array}{l} Z = \overline{OE} \cdot (|\underline{0}; \overline{S_0} \cdot \overline{S_1} \cdot \overline{S_2} + |\underline{1} \cdot S_0 \cdot \overline{S_1} \cdot \overline{S_2} + \\ |\underline{12} \cdot \overline{S_0} \cdot S_1 \cdot \overline{S_2} + |\underline{13} \cdot S_0 \cdot S_1 \cdot \overline{S_2} + \\ |\underline{44} \cdot \overline{S_0} \cdot \overline{S_1} \cdot S_2 + |\underline{5} \cdot S_0 \cdot \overline{S_1} \cdot S_2 + \\ |\underline{66} \cdot \overline{S_0} \cdot S_1 \cdot S_2 + |\underline{7} \cdot S_0 \cdot S_1 \cdot S_2) \end{array}$$

When the Output Enable is HIGH, both outputs are in the high impedance (High Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active-LOW portion of the enable voltages.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MC74AC251 • MC74ACT251

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	± 50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
		, 'AC	2.0	5.0	6.0	v
VCC	Supply Voltage	'ACT	4.5	5.0	5.5] <u> </u>
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	V
		V _{CC} @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
7/ 1		V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		113/ V
Tj	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
ЮН	Output Current — High				-24	mA
loL	Output Current — Low				24	mA

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.
2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

MC74AC251 • MC74ACT251

			74	AC	74AC			
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu A$	
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA	
VOL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V.	I _{OUT} = 50 μA	
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA	
liN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	$V_I = V_{CC}$, GND	
loz	Maximum 3-State Current	5.5		± 0.5	±5.0	μΑ	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , V _{GND} V _O = V _{CC} , GND	
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min	
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND	

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC251 • MC74ACT251

DC CHARACTERISTICS

			74/	ACT	74ACT		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -24 mA -24 mA
VOL	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	$I_{OUT} = 50 \mu\text{A}$
		4.5 5.5		0.36 0.36	0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 24 mA 1 _{OL} 24 mA
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. Icc/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{O} = V_{CC} , V_{GND} V_{O} = V_{CC} , V_{IL}
OLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} *		A = +25 CL = 50 p		T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
tPLH	Propagation Délay S _n to Z or Z	3.3 5.0	1.5 1.5	11.5 8.5	17.5 12.5	1.5 1.5	19.0 13.5	ns	3-6
tPHL .	Propagation Delay S _n to Z or Z	3.3 5.0	1.5 1.5	11.0 8.0	17.5 12.5	1.5 1.5	19.0 13.5	ns	3-6
^t PLH	Propagation Delay I _n to Z or Z	3.3 5.0	1.5 1.5	10.0 7.0	14.0 10.0	1.5 1.5	15.5 11.0	ns	3-5
^t PHL	Propagation Delay	3.3 5.0	1.5 1.5	9.0 6.5	14.0 10.0	1.5 1.5	15.5 11.0	ns	3-5
^t PZH	Output Enable Time OE to Z or Z	3.3 5.0	1.5 1.5	7.5 5.5	11.0 8.0	1.5 1.5	12.0 9.0	ns	3-7
^t PZL	Output Enable Time OE to Z or Z	3.3 [′] 5.0	1.5 1.5	7.5 5.5	11.0 8.0	1.5 1.5	12.0 9.0	ns	3-8
^t PHZ	Output Disable Time OE to Z or Z	3.3 5.0	1.5 1.5	8.5 7.0	11.5 9.5	1.5 1.5	13.0 10.0	ns	3-7
^t PLZ	Output Disable Time OE to Z or Z	3.3 5.0	1.5 1.5	7.0 5.5	11.0 8.0	1.5 1.5	12.0 8.5	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT		74.	ACT		
Symbol	Parameter	V _{CC} *		A = +25 C _L = 50 p		T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay S _n to Z or Z	5.0	2.5	7.0	15.5	2.0	17.0	ns	3-6
^t PHL	Propagation Delay S _n to Z or Z	5.0	2.5	7.5	16.5	2.5	18.5	ns	3-6
^t PLH	Propagation Delay In to Z or Z	5.0	2.5	5.5	12.0	2.0	13.0	ns	3-5
^t PHL	Propagation Delay I _n to Z or Z	5.0	2.5	6.5	12.5	2.5	14.0	ns	3-5
^t PZH	Output Enable Time OE to Z or Z	5.0	1.5	5.0	8.5	1.5	9.0	ns	3-7
tPZL	Output Enable Time OE to Z or Z	5.0	1.5	4.5	8.5	1.5	9.0	ns	3-8
^t PHZ	Output Disable Time OE to Z or Z	5.0	2.0	6.0	12.0	2.0	13.0	ns	3-7
^t PLZ	Output Disable Time OE to Z or Z	5.0	3.0	4.5	8.5	3.0	9.0	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 \text{ V}$
C _{PD}	Power Dissipation Capacitance	70	pF	V _{CC} = 5.0 V




Dual 4-Input Multiplexer with 3-State Outputs

The MC74AC253/74ACT253 is a dual 4-input multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (OE) inputs, allowing the outputs to interface directly with bus oriented systems.

- Multifunctional Capability
- Noninverting 3-State Outputs
- Outputs Source/Sink 24 mA
- 'ACT253 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

I_{0a}-I_{3a} Side A Data Inputs 10p-13p Side B Data Inputs S₀, S₁ Common Select Inputs

ŌĒa Side A Output Enable Input ŌEb Side B Output Enable Input

3-State Outputs Z_a, Z_b

TRUTH TABLE

1110111 111322												
Sel Inp	ect uts		Data I	nputs		Output Enable	Outputs					
S ₀	S ₁	I ₀	l ₁	l ₂	lз	ŌĒ	Z					
X	Х	Х	Х	Х	Х	Н	Z					
L	L	L	Х	Х	X	L	L					
L	L	Н	Х	Х	Х	L	Н					
Н	L	Х	L	Х	X	L	L					
Н	L	X	Н	Х	X	L	Н					
L	н	Х	X	L	X	L	L					
L	H	X	X	Н	X	L	Н					
н	Н	Х	X	Х	L	L	L					
Н	H	X	X	X	Н	L	Н					

Address inputs S₀ and S₁ are common to both sections.


H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial Z = High Impedance

MC74AC253 MC74ACT253

DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS





FUNCTIONAL DESCRIPTION

The MC74AC253/74ACT253 contains two identical 4-input multiplexers with 3-state outputs. They select two bits from four sources selected by common Select inputs $(S_0,\,S_1)$. The 4-input multiplexers have individual Output Enable (OEa, OEb) inputs which, when HIGH, force the outputs to a high impedance (High Z) state. This device is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic


equations for the outputs are shown:

$$\begin{split} Z_{a} &= \overline{OE}_{a} \cdot (I_{0a} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1a} \cdot \overline{S}_{1} \cdot S_{0} + \\ & I_{2a} \cdot S_{1} \cdot \overline{S}_{0} + I_{3a} \cdot S_{1} \cdot S_{0}) \\ Z_{b} &= \overline{OE}_{b} \cdot (I_{0b} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1b} \cdot \overline{S}_{1} \cdot S_{0} + \\ & I_{2b} \cdot S_{1} \cdot \overline{S}_{0} + I_{3b} \cdot S_{1} \cdot S_{0}) \end{split}$$

$$Z_b = \overline{OE}_{b^{\bullet}}(I_{\underline{0}\underline{b}^{\bullet}}\overline{S}_{1^{\bullet}}\overline{S}_{0} + I_{1b^{\bullet}}\overline{S}_{1^{\bullet}}S_{0} +$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stq}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
		'AC	2.0	5.0	6.0	V
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	V
		V _{CC} @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
	AC Devices except Schillet inputs	V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		115/ V
Tj	Junction Temperature (PDIP)	-			140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
loн	Output Current — High	put Current — High			-24	mA
loL	Output Current — Low			24	mA	

^{1.} V_{in} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

			74	AC	74AC		,	
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits		00	
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$	
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA	
VOL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	$I_{OUT} = 50 \mu A$	
	h -	3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA	
IN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	V _I = V _{CC} , GND	
loz	Maximum 3-State Current	5.5	9	±0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , V_{IH}	
IOLD	†Minimum Dynamic	5.5	-		75	mA	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min	
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND	

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC253 ● MC74ACT253

DC CHARACTERISTICS

			74	ACT	74ACT		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
		-	Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
Vон	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧ .	$I_{OUT} = -50 \mu\text{A}$
	*	4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA I _{OL} 24 mA
lIN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
loz	Maximum 3-State Current	5.5		± 0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , V_{IH}
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5		-	-75	mA	V _{OHD} = 3.85 V Min
Icc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74.	AC		
Symbol	Parameter	V _{CC} *	Ţ	A = +25° CL = 50 p	°C F	T _A = to + C _L =		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Délay S _n to Z _n	3.3 5.0	2.0 2.0		15.5 11.0	2.0 1.5	17.5 12.5	ns	3-6
^t PHL	Propagation Delay S _n to Z _n	3.3 5.0	2.5 2.0		16.0 11.5	2.0 1.5	18.0 13.0	ns	3-6
^t PLH	Propagation Delay I _n to Z _n	3.3 5.0	1.5 1.5		14.5 10.0	1.5 1.5	17.0 11.5	ns	3-5
tPHL	Propagation Delay	3.3 5.0	2.0 1.5		13.0 9.5	1.5 1.5	15.0 11.0	ns	3-5
^t PZH	Output Enable Time	3.3 5.0	1.5 1.5		8.0 6.0	1.0 1.0	8.5 6.5	ns	3-7
[†] PZL	Output Enable Time	3.3 [′] 5.0	1.5 1.5		8.0 6.0	1.0 1.0	9.0 7.0	ns	3-8
^t PHZ	Output Disable Time	3.3 5.0	2.0 2.0		9.5 8.0	1.5 1.5	10.0 8.5	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	1.5 1.5		8.0 7.0	1.0 1.0	9.0 7.5	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

				74ACT			ACT		
Symbol	Parameter	V _{CC} *		A = +25 CL = 50 p		T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay S _n to Z _n	5.0	2.0		11.5	2.0	13.0	ns	3-6
^t PHL .	Propagation Delay S _n to Z _n	5.0	3.0		13.0	2.5	14.5	ns	3-6
^t PLH	Propagation Delay I _n to Z _n	5.0	2.5		10.0	2.0	11.0	ns	3-5
^t PHL	Propagation Delay I _n to Z _n	5.0	3.5		11.0	3.0	12.5	ns	3-5
^t PZH	Output Enable Time	5.0	2.0		7.5	1.5	8.5	ns	3-7
^t PZL	Output Enable Time	5.0	2.0		8.0	1.5	9.0	ns	3-8
^t PHZ	Output Disable Time	5.0	3.0		9.5	2.5	10.0	ns	3-7
^t PLZ	Output Disable Time	5.0	2.5		7.5	2.0	8.5	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V \pm 0.5 V

Parameter C _{IN}	Value Typ Input Capacitance	Units 4.5	Test Conditions pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	50	pF	V _{CC} = 5.0 V




Dual 4-Bit Addressable Latch

The MC74AC256/74ACT256 dual addressable latch has four distinct modes of operation which are selectable by controlling the Clear and Enable inputs (see Function Table). In the addressable latch mode, data at the Data (D) inputs is written into the addressed latches. The addressed latches will follow the Data input with all unaddressed latches remaining in their previous states.

In the memory mode, all latches remain in their previous states and are unaffected by the Data or Address inputs. To eliminate the possibility of entering erroneous data in the latches, the enable should be held HIGH (inactive) while the address lines are changing. In the dual 1-of-4 decoding or demultiplexing mode $(\overline{MR}=\overline{E}=LOW)$, addressed outputs will follow the level of the D inputs with all other outputs LOW. In the clear mode, all outputs are LOW and unaffected by the Address and Data inputs.

- Combines Dual Demultiplexer and 8-Bit Latch
- Serial-to-Parallel Capability
- Output from Each Storage Bit Available
- · Random (Addressable) Data Entry
- Easily Expandable
- Common Clear Input
- Useful as Dual 1-of-4 Active HIGH Decoder




MODE SELECT-FUNCTION TABLE


Operating		li	nput	s			Out	puts	Q ₃	
Mode	MR	Ē	D	A ₀	A ₁	α_0	01	Q_2	$oldsymbol{o}_3$	
Master Reset	L	Н	Х	Х	Х	L	L	L	L	
	L	L	d	L	L	Q=d	L	L	L	
Demultiplex (Active HIGH	L	L	d	Н	L	L	Q = d	L	L	
Decoder when D=H)	L	L	d	L	Н	L	L	Q = d	L	
	L	L	d	Н	Н	L	L	L	Q = d	
Store (Do Nothing)	Н	Н	Х	Х	Χ	q ₀	91	q 2	93	
	Н	L	d	L	L	Q=d	91	q 2	q ₃	
Addressable	Н	L	d	Н	L	90	Q = d	q2	q3	
Latch	Н	L	d	L	Н	90	91	Q = d	q3	
	Н	L	d	Н	Н	90	91	q 2	Q = d	

- H = HIGH Voltage Level Steady State
- L = LOW Voltage Level Steady State X = Immaterial
- d = HIGH or LOW Data one setup time prior to the LOW-to-HIGH Enable transition
- q = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.

MC74AC256 MC74ACT256


DUAL 4-BIT ADDRESSABLE LATCH





MC74AC256 • MC74ACT256

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
v _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
Icc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
V _{CC}	Supply Voltage	'AC	2.0	5.0	6.0	
	Cappiy Voltage	'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	DC Input Voltage, Output Voltage (Ref. to GND)			V _{CC}	V
				150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
474	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
ЮН	Output Current — High				-24	mA
loL	Output Current — Low				24	mA

^{1.} Vin from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. Vin from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

		-	74	AC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V .	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
	_	3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
VOL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	$I_{OUT} = 50 \mu A$
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA loL 24 mA 24 mA
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Mir
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

l			74.	ACT	74ACT			
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	$V_{OUT} = 0.1 \text{ V}$ or $V_{CC} - 0.1 \text{ V}$	
VIL	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$	
-		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -24 mA -24 mA	
VOL	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA	
		4.5 5.5	V.	0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 1 _{OL} 24 mA	
^I IN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	V _I = V _{CC} , GND	
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$	
lOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min	
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND	

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC256 • MC74ACT256

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

				74AC		74.	AC		
Symbol	Parameter	V _{CC} *		A = +25° CL = 50 p		T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay D _n to Q _n	3.3 5.0	2.0 2.0	9.0 6.5	14.5 10.0	1.5 1.5	17.0 11.5	ns	3-5
^t PHL	Propagation Delay D _n to Q _n	3.3 5.0	2.0 2.0	9.0 6.0	13.5 9.5	1.5 1.5	16.0 11.0	ns	3-5
tPLH	Propagation Delay E to Q _n	3.3 5.0	2.0 2.0	10.5 7.0	15.0 10.5	1.5 1.5	17.5 12.5	ns	3-6
^t PHL	Propagation Delay Ε to Q _n	3.3 5.0	2.0 2.0	8.0 7.5	12.5 9.0	1.5 1.5	15.0 11.0	ns	3-6
^t PLH	Propagation Delay Address to Ω _n	3.3 5.0	2.0 2.0	12.0 8.0	19.0 13.0	1.5 1.5	22.5 15.5	ns	3-6
tPHL	Propagation Delay Address to Q _n	3.3 5.0	2.0 2.0	10.0 7.0	16.0 11.0	1.5 1.5	19.0 13.0	ns	3-6
tPHL	Propagation Delay MR to Q	3.3 5.0	2.0 2.0	8.0 6.0	12.0 9.0	1.5 1.5	13.5 10.0	ns	3-7

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74	AC	74AC		
Symbol	Parameter	V _{CC} *	T _A = C _L =	+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
		Typ Guara		Guarante	eed Minimum		
t _S	Setup Time, HIGH or LOW D _n to E	3.3 5.0		3.5 2.5	4.5 3.5	ns	3-9
th	Hold Time, HIGH or LOW	3.3 5.0		2.5 2.0	2.5 2.0	ns	3-9
t _S	Setup Time Address to E	3.3 5.0		7.0 4.0	9.0 6.0	ns	3-6
th	Hold Time Address to E	3.3 5.0		2.0 2.0	2.0 2.0	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC256 • MC74ACT256

$\begin{tabular}{ll} \bf AC\ CHARACTERISTICS\ (For\ Figures\ and\ Waveforms\ --\ See\ Section\ 3) \end{tabular}$

				74ACT		74	ACT		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.	
	. N		Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay D _n to Q _n	5.0	2.0	6.5	11.5	1.5	13.0	ns	3-5
^t PHL	Propagation Delay D _n to Q _n	5.0	2.0	7.0	11.0	1.5	12.5	ns	3-5
^t PLH	Propagation Delay E to Q _n	5.0	2.0	8.0	12.0	1.5	14.0	ns	3-6
^t PHL	Propagation Delay Ε to Q _n	5.0	2.0	6.5	10.5	1.5	12.5	ns	3-6
^t PLH	Propagation Delay Address to Q _n	5.0	2.0	10.5	14.5	1.5	17.0	ns	3-6
^t PHL	Propagation Delay Address to Q _n	5.0	2.0	9.0	12.5	1.5	14.5	ns	3-6
^t PHL	Propagation Delay MR to Q	5.0	2.0	7.0	10.5	1.5	11.5	ns	3-7

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

		L	74	ACT	74ACT		Fig. No.
Symbol	Parameter	V _{CC} * (V)	T _A = C _L =	+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	
			Typ Guarante		ed Minimum		
t _S	Setup Time, HIGH or LOW Dn to E	5.0		3.5	4.5	ns	3-9
th	Hold Time, HIGH or LOW D _n to E	5.0		2.5	2.5	ns	3-9
t _S	Setup Time Address to E	5.0		5.5	6.5	ns	3-6
th	Hold Time Address to E	5.0		2.5	2.5	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	30.0	pF	V _{CC} = 5.0 V




Quad 2-Input Multiplexer with 3-State Outputs

The MC74AC257/74ACT257 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (noninverted) form. The outputs may be switched to a high impedance state by placing a logic HIGH on the common Output Enable (OE) input, allowing the outputs to interface directly with bus-oriented systems.

- Multiplexer Expansion by Tying Outputs Together
- Noninverting 3-State Outputs
- Outputs Source/Sink 24 mA
- 'ACT257 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

Common Data Select Input ŌE 3-State Output Enable Input I_{0a}-I_{0d} Data Inputs from Source 0 I_{1a}-I_{1d} Data Inputs from Source 1 Za-Zd 3-State Multiplexer Outputs

TRUTH TABLE


Output Enable	Select Input		ata outs	Outputs
ŌĒ	S	10	11	Z
Н	X	X	Х	Z
L	н	X	L	L
L	н	X	н	н
L	L	L	Х	L
Ĺ	L	Н	x	Н


H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial Z = High Impedance

MC74AC257 MC74ACT257

QUAD 2-INPUT **MULTIPLEXER WITH 3-STATE OUTPUTS**






FUNCTIONAL DESCRIPTION

The MC74AC257/74ACT257 is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a Common Data Select input. When the Select input is LOW, the I_{0x} inputs are selected and when Select is HIGH, the I_{1x} inputs are selected. The data on the selected inputs appears at the outputs in true (noninverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

 $\begin{array}{l} Z_{a} = \overline{OE} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S}) \\ Z_{b} = \overline{OE} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S}) \\ Z_{c} = \overline{OE} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S}) \\ Z_{d} = \overline{OE} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S}) \end{array}$

When the Output Enable input ($\overline{\text{OE}})$ is HIGH, the outputs are forced to a high impedance state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MC74AC257 • MC74ACT257

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	. V
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC VCC or GND Current per Output Pin	±50	mA
T _{stq}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
VCC		'AC	2.0	5.0	6.0	V
	Supply Voltage	'ACT	4.5	5.0	5.5	\
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	V
t _r , t _f		V _{CC} @ 3.0 V		150		
	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		115/ V
Tj	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range	-40	25	85	°C	
ГОН	Output Current — High			-24	mA	
loL	Output Current — Low			24	mA	

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

MC74AC257 • MC74ACT257

	Parameter		74AC		74AC		
Symbol		V _{CC}	T _A =	= +25°C T _A = -40°C to +85		Units	Conditions
			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
0		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	$I_{OUT} = 50 \mu A$
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
IIN "	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
loz	Maximum 3-State Current	5.5		±0.5	± 5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , GND
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
ICC	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC257 • MC74ACT257

DC CHARACTERISTICS

	Parameter		74ACT T _A = +25°C		74ACT		Conditions	
Symbol		V _{CC}			T _A = -40°C to +85°C	Units		
	,		Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
VIL	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	, V	$I_{OUT} = -50 \mu\text{A}$	
		4.5 5.5	-	3.86 4.86	3.76 4.76	. v	*V _{IN} = V _{IL} or V _{IH} - 24 mA - 24 mA	
VOL	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	$I_{OUT} = 50 \mu\text{A}$	
	0	4.5 5.5		0.36 0.36	0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 24 mA I _{OL} 24 mA	
IN	Maximum Input Leakage Current	5.5	T.	± 0.1	±1.0	μΑ	V _I = V _{CC} , GND	
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1 V$	
loz	Maximum 3-State Current	5.5		±0.5	± 5.0	μΑ	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , V _{GND} V _O = V _{CC} , GND	
lold	†Minimum Dynamic	5.5			75	mA -	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5		-	-75	mA	V _{OHD} = 3.85 V Min	
Icc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND	

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC	74AC 74AC		AC			
Symbol	Parameter	V _{CC} *	TA = +25°C CL = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.	
			Min	Тур	Max	Min	Max			
^t PLH	Propagation Délay I _n to Z _n	3.3 5.0	1.5 1.5	5.0 4.0	8.5 6.0	1.0 1.0	9.0 7.0	ns	3-5	
tphl .	Propagation Delay I _n to Z _n	3.3 5.0	1.5 1.5	6.0 4.5	8.5 6.0	1.0 1.0	9.0 7.0	ns	3-5	
^t PLH	Propagation Delay S to Z _n	3.3 5.0	1.5 1.5	7.0 5.0	10.5 7.5	1.5 1.0	11.5 8.5	ns	3-6	
^t PHL	Propagation Delay S to Z _n	3.3 5.0	1.5 1.5	7.5 5.5	10.5 7.5	1.5 1.0	11.5 8.5 •	ns	3-6	
^t PZH	Output Enable Time	3.3 5.0	1.5 1.5	6.5 5.0	9.5 7.5	1.0 1.0	10.5 8.5	ns	3-7	
^t PZL	Output Enable Time	3.3 [′] 5.0	1.5 1.5	5.5 5.0	9.0 8.5	1.0 1.0	10.0 9.5	ns	3-8	
tPHZ	Output Disable Time	3.3 5.0	1.5 1.5	5.5 5.0	10.0 9.0	1.0 1.0	11.0 10.0	ns	3-7	
tPLZ	Output Disable Time	3.3 5.0	1.5 1.5	5.5 5.0	9.0 8.0	1.0 1.0	10.0 9.0	ns	3-8	

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter			74ACT			74ACT		Fig.
		V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	
			Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay I _n to Z _n	5.0	1.5	5.0	7.0	1.0	7.5	ns	3-6
^t PHL	Propagation Delay I _n to Z _n	5.0	2.0	6.0	7.5	1.5	8.5	ns	3-6
tPLH	Propagation Delay S to Z _n	5.0	2.0	7.0	9.5	1.5	10.5	ns	3-6
^t PHL	Propagation Delay S to Z _n	5.0	2.5	7.0	10.5	2.0	11.5	ns	3-6
^t PZH	Output Enable Time	5.0	2.0	6.0	8.0	1.5	9.0	ns	3-7
^t PZL	Output Enable Time	5.0	2.0	6.0	8.0	1.5	9.0	ns	3-8
^t PHZ	Output Disable Time	5.0	2.5	6.5	9.0	1.5	10.0	ns	3-7
^t PLZ	Output Disable Time	5.0	2.0	6.0	7.5	1.5	8.5	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	50	pF	V _{CC} = 5.0 V




Quad 2-Input Multiplexer with 3-State Outputs

The MC74AC258/74ACT258 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a common data select input. The four outputs present the selected data in the complement (inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (OE) input, allowing the outputs to interface directly with bus-oriented systems.

- Multiplexer Expansion by Tying Outputs Together
- Inverting 3-State Outputs
- Outputs Source/Sink 24 mA
- 'ACT258 Has TTL Compatible Inputs

LOGIC SYMBOL





PIN NAMES

Common Data Select Input 3-State Output Enable Input I_{0a}-I_{0d} Data Inputs from Source 0 $\begin{array}{ccc}
I_{1a}-I_{1d} & \text{Data Inputs from Source 1} \\
\overline{Z}_{a}-\overline{Z}_{d} & \text{3-State Multiplexer Outputs}
\end{array}$ 3-State Multiplexer Outputs

MC74AC258 MC74ACT258

QUAD 2-INPUT MULTIPLEXER WITH **3-STATE OUTPUTS**





TRUTH TABLE

Output Enable	Select Input		nta uts	Outputs
ŌĒ	S	I ₀	l ₁	Ž
Н	Х	Х	Х	Z
L	н	X	L	Н
L	Н	X	Н	L
L	L	L	Х	Н
L	L	Н	Х	L

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance

The MC74AC258/74ACT258 is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a common Select input (S). When the Select input is LOW, the $I_{\mbox{\scriptsize 0X}}$ inputs are selected and when Select is HIGH, the I_{1x} inputs are selected. The data on the selected inputs appears at the outputs in inverted form. The MC74AC258/74ACT258 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the

logic levels supplied to the Select input. The logic equa-

tions for the outputs are shown below:

$$\begin{array}{l} \overline{Z}_{a} = \overline{OE} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S}) \\ \overline{Z}_{b} = \overline{OE} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S}) \\ \overline{Z}_{c} = \overline{OE} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S}) \\ \overline{Z}_{d} = \overline{OE} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S}) \end{array}$$


$$\underline{Z}_b = \overline{OE} \cdot (|_{1b} \cdot S + |_{0b} \cdot \overline{S})$$

$$\underline{Z}_{c} = \underline{OE} \cdot (|1_{c} \cdot S + |0_{c} \cdot S|)$$

there is no overlap.

When the Output Enable input (OE) is HIGH, the outputs are forced to a high impedance state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to 3-state devices whose outputs are tied together are designed so

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

ЛАХІМОМ Н	ATINGS*		
Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
Icc	DC VCC or GND Current per Output Pin	±50	mA
T _{stq}	Storage Temperature	-65 to +150	°C
5.9			

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
-,		'AC	2.0	5.0	6.0	v
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	•
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	V
- III/ - Out	7	V _{CC} @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1)	V _{CC} @ 4.5 V		40		ns/V
ч [,] ч	'AC Devices except Schmitt Inputs	V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		113/ V
TJ	Junction Temperature (PDIP)	1			140	°C
TA	Operating Ambient Temperature Range	· · · · · · · · · · · · · · · · · · ·		25	85	°C
ОН	Output Current — High				-24	mA
loL	Output Current — Low	*			24	mA

^{1.} V_{In} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.
2. V_{In} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

MC74AC258 • MC74ACT258

			74	IAC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+25℃	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	- V	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5	-	2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V.	$I_{OUT} = 50 \mu A$
		3.0 4.5 5.5	*	0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA 1 _{OL} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}$, GND
OZ 2	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} $V_{I} = V_{CC}$, V_{GND} $V_{O} = V_{CC}$, GND
OLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Ma
OHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V M
CC I outputs loade	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GNI

MC74AC258 • MC74ACT258

			74	ACT	74ACT		σ.
Symbol	Parameter	V _{CC}	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	.3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 24 mA I _{OH} - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	$I_{OUT} = 50 \mu A$
		4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA I _{OL} 24 mA
I _{IN}	Maximum Input Leakage Current	5.5		±,0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND
ΔΙCCT	Additional Max. Icc/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , GND
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC258 • MC74ACT258

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} *	7	Γ _A = +25 C _L = 50 μ	6°C ⊳F	to +	−40°C -85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay I_n to \overline{Z}_n	3.3 5.0	2.0 1.5	6.0 4.5	9.5 7.5	1.5 1.0	11.0 8.5	ns	3-5
^t PHL	Propagation Delay I_n to \overline{Z}_n	3.3 5.0	2.0 1.5	5.0 4.0	8.5 6.5	1.5 1.0	9.5 7.0	ns	3-5
^t PLH	Propagation Delay S to \overline{Z}_n	3.3 5.0	3.0 2.0	7.5 6.0	12.0 9.5	2.5 1.5	14.0 10.5	ns	3-6
^t PHL	Propagation Delay S to Z̄ _n	3.3 5.0	2.5 1.5	7.5 5.5	11.5 9.0	2.0 1.5	13.0 10.0	ns	3-6
^t PZH	Output Enable Time	3.3 5.0	2.5 1.5	6.0 4.5	9.5 7.5	2.0 1.5	10.5 8.5	ns	3-7
^t PZL	Output Enable Time	3.3 5.0	2.0 1.5	5.5 5.5	9.0 7.0	1.5 1.0	10.0 8.0	ns	3-8
^t PHZ	Output Disable Time	3.3 5.0	2.5 2.0	5.5 5.5	10.0 8.5	2.0 1.5	11.5 9.0	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	2.0 1.5	5.5 5.0	9.0 7.0	2.0 1.5	10.0 8.0	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

$\begin{tabular}{ll} \bf AC\ CHARACTERISTICS\ (For\ Figures\ and\ Waveforms\ --\ See\ Section\ 3) \end{tabular}$

	*			74ACT		74	ACT		
Symbol	Parameter	V _{CC} * (V)	7	T _A = +25 C _L = 50 p	°C ÞF	to +	−40°C +85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay	5.0	2.0	6.5	8.5	1.5	9.5	ns	3-5
^t PHL	Propagation Delay I_n to \overline{Z}_n	5.0	2.0	5.5	7.5	1.5	8.0	ns	3-5
^t PLH	Propagation Delay S to \overline{Z}_n	5.0	3.0	7.5	10.5	2.0	11.5	ns	3-6
[†] PHL	Propagation Delay S to \overline{Z}_n	5.0	1.5	7.0	9.5	1.5	11.0	ns	3-6
^t PZH	Output Enable Time	5.0	2.0	6.5	8.5	1.5	9.5	ns	3-7
^t PZL	Output Enable Time	5.0	2.0	6.5	8.5	1.5	9.5	ns	3-8
^t PHZ	Output Disable Time	5.0	1.5	7.0	9.0	1.0	10.0	ns	3-7
^t PLZ	Output Disable Time	5.0	2.0	6.0	8.0	1.5	9.0	ns	3-8

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	55	pF	V _{CC} = 5.0 V



8-Bit Addressable Latch


The MC74AC259/74ACT259 is a high-speed 8-bit addressable latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW Common Clear for resetting all latches, as well as an active LOW Enable. It is functionally identical to the ALS259 8-bit addressable latch.

- Serial-to-Parallel Conversion
- Eight Bits of Storage with Output of Each Bit Available
- Random (Addressable) Data Entry
- Active High Demultiplexing or Decoding Capability
- Easily Expandable
- Common Clear

FUNCTIONAL DESCRIPTION


The MC74AC259/74ACT259 has four modes of operation as shown in the Mode Selection Table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states in the memory mode. All latches remain in their previous state and are unaffected by the Data or Address inputs.


In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other outputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs. When operating the MC74AC/ACT259 as an addressble latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode. The Truth Table below summarizes the operations of the MC74AC/ACT259.



MC74AC259 MC74ACT259

8-BIT ADDRESSABLE LATCH





MODE SELECT TABLE

Ē	MR	Mode
LHLH	FFIT	Addressable Latch Memory Active HIGH 8-Channel Demultiplexer Clear


H = HIGH Voltage Level L = LOW Voltage Level

MODE SELECT-FUNCTION TABLE

Operating			Inp	uts										
Mode	MR	Ē	D	A ₀	Α1	A ₂	Ω0	Q ₁	Q ₂	03	04	Q ₅	α ₆	Q ₇
Master Reset	L	Н	Х	Х	Х	х	L	L	L	L	L	L	L	L
	L	L	d	L	L	L	Q = c	l L Q=c	L	L	L	L	L	L
Demultiplex (Active HIGH	Ē	Ĺ	d	Ľ	H	Ĺ	Ĺ	L	Q=d	Ĺ	Ĺ	Ĺ	Ĺ	L L
Decoder when D=H)		:	:	:	:	:		:	:	:	:	:	:	:
D=H)		•	d	Н	• Н	Н	Ŀ	·			•	•	:	•
0.		_	u		п	п				L		L	_ L	Q = d
Store (Do Nothing)	Н	Н	Х	х	Х	Х	90	q1	q 2	q3	94	q 5	96	97
	Н	L	d	L	L	Г	Q = d	• •	92	q3	q 4	9 5	q ₆	97
	Н	L	d	Н	L			Q = d		q3	94	95	9 6	97
Addressable	Н	L	d	L	Н	니	qo	91	D = D	g3	q4	q ₅	96	97
Latch	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	:	:	:	•	•		•	•	•	•	.*	•	•	•
	н	·			÷		•	•	•	•	•	•	•	•
11 11101111111	п	_	d	Н	Н	Н	90	q 1	92	d3	q4	95	96	Q = q

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
d = HIGH or LOW Data one setup time prior to the LOW-to-HIGH Enable transition
q = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.

MC74AC259 ● MC74ACT259



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit	
V _{CC}	Supply Voltage	'AC	2.0	5.0	6.0		
- 00	'ACT		4.5	5.0	5.5	V	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	0		Vcc	V		
	land Bi	V _{CC} @ 3.0 V		150			
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V	
		V _{CC} @ 5.5 V		25		٦	
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10			
77.7	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V	
TJ	Junction Temperature (PDIP)				140	°C	
TA	Operating Ambient Temperature Range	-	-40	25	85	°C	
Юн	Output Current — High			**	-24	mA	
lor	Output Current — Low				24	mA	

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.

2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

			74	AC	74AC		
Symbol	Parameter	V _{CC} (V)	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V .	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	VI = VCC, GND
IOLD	†Minimum Dynamic	5.5			75	mÁ	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

			74.	ACT	74ACT		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu A$
0.		4.5 5.5		3.86 4.86	3.76 4.76	V	*VIN = VIL or VIH - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 24 mA 1 _{OL} 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5	-		-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC259 • MC74ACT259

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
tPLH	Propagation Delay D _n to Q _n	3.3 5.0	2.0 2.0	9.0 6.5	14.5 10.0	1.5 1.5	17.0 11.5	ns	3-5
^t PHL	Propagation Delay D _n to Q _n	3.3 5.0	2.0 2.0	9.0 6.0	13.5 9.5	1.5 1.5	16.0 11.0	ns	3-5
tPLH	Propagation Delay Ε to Q _n	3.3 5.0	2.0 2.0	10.5 7.0	15.0 10.5	1.5 1.5	17.5 12.5	ns	3-6
tPHL	Propagation Delay E to Q _n	3.3 5.0	2.0 2.0	8.0 7.5	12.5 9.0	1.5 1.5	15.0 11.0	ns	3-6
tPLH	Propagation Delay Address to Ω _n	3.3 5.0	2.0 2.0	12.0 8.0	19.0 13.0	1.5 1.5	22.5 15.5	ns	3-6
^t PHL	Propagation Delay Address to Q _n	3.3 5.0	2.0 2.0	10.0 7.0	16.0 11.0	1.5 1.5	19.0 13.0	ns	3-6
^t PHL	Propagation Delay MR to Q	3.3 5.0	2.0 2.0	8.0 6.0	12.0 9.0	1.5 1.5	13.5 10.0	ns	3-7

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

			. 74	AC	74AC		
Symbol	Parameter	V _{CC} *	T _A = C _L =	+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guaranto	eed Minimum		
t _S	Setup Time, HIGH or LOW	3.3 5.0		3.5 2.5	4.5 3.5	ns	3-9
th	Hold Time, HIGH or LOW	3.3 5.0		2.5 2.0	2.5 2.0	ns	3-9
t _S	Setup Time Address to E	3.3 5.0		7.0 4.0	9.0 6.0	ns	3-6
th	Hold Time Address to E	3.3 5.0		2.0 2.0	2.0 2.0	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC259 • MC74ACT259

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

* !				74ACT		74	ACT		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay D _n to Q _n	5.0	2.0	6.5	11.0	1.5	12.5	ns	3-5
^t PHL	Propagation Delay D _n to Q _n	5.0	2.0	7.0	10.5	1.5	12.0	ns	3-5
^t PLH	Propagation Delay Ε to Q _n	5.0	2.0	10.5	14.0	1.5	16.5	ns	3-6
^t PHL	Propagation Delay Ε to Q _n	5.0	2.0	9.0	12.0	1.5	14.0	ns	3-6
^t PLH	Propagation Delay Address to Q _n	5.0	2.0	8.0	11.5	1.5	13.5	ns	3-6
^t PHL	Propagation Delay Address to Q _n	5.0	2.0	6.0	10.0	1.5	12.0	ns	3-6
^t PLH	Propagation Delay MR to Q	5.0	2.0		10.0	1.5	11.0	ns	3-7

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

			74.	ACT	74ACT		4
Symbol	Parameter	Parameter		T _A = -40°C to +85°C C _L = 50 pF		Fig. No.	
	1 -		Тур	Guarante	eed Minimum	1	
t _s	Setup Time, HIGH or LOW Dn to E	5.0	0	3.0	4.0	ns	3-9
th	Hold Time, HIGH or LOW D _n to E	5.0		2.5	2.5	ns	3-9
t _S	Setup Time Address to E	5.0		4.5	6.5	ns	3-6
th	Hold Time Address to E	5.0		2.5	2.5	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	50.0	pF	V _{CC} = 5.0 V



MC74AC273 MC74ACT273

OCTAL D FLIP-FLOP

Octal D Flip-Flop

The MC74AC273/74ACT273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

- Ideal Buffer for MOS Microprocessor or Memory
- Eight Edge-Triggered D Flip-Flops
- Buffered Common Clock
- Buffered, Asynchronous Master Reset
- See MC74AC377 for Clock Enable Version
- See MC74AC373 for Transparent Latch Version
- See MC74AC374 for 3-State Version
- Outputs Source/Sink 24 mA
- 'ACT273 Has TTL Compatible Inputs

N SUFFIX CASE 738-03 PLASTIC



DW SUFFIX CASE 751D-03 PLASTIC

> 20 V_{CC} 19 Q₇ 18 D₇

17 D₆

16 Q₆

PLASTIC MR 1 00 2 00 3 01 4

 Q2
 6

 D2
 7


 D3
 8

 Q3
 9

 GND
 10

 11
 CP


LOGIC SYMBOL



PIN NAMES

 $\begin{array}{ll} D_0 - D_7 & Data \ Inputs \\ \overline{MR} & Master \ Reset \\ CP & Clock \ Pulse \ Input \\ Q_0 - Q_7 & Data \ Outputs \end{array}$

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MODE SELECT-FUNCTION TABLE

Operating Mode		Inputs	Outputs	
	MR	СР	Dn	Qn
Reset (Clear)	L	Х	Х	L
Load '1'	Н	」	Н	Н
Load '0'	Н	J	L	L

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc .	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC74AC273 • MC74ACT273

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit	
		'AC	2.0	5.0	6.0	V	
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	V	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to 0	GND)	0		Vcc	V	
III Out		V _{CC} @ 3.0 V		150			
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V	
	AC Devices except Schmitt inputs	pt Schmitt Inputs VCC @ 5.5 V		25			
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V	
t _r , t _f	'ACT Devices except Schmitt Inputs	'ACT O GND) VCC @ 3.0 V VCC @ 4.5 V VCC @ 5.5 V		8.0		113/ V	
TJ	Junction Temperature (PDIP)				140	°C	
TA	Operating Ambient Temperature Range		-40	25	85	°C	
ОН	Output Current — High				-24	mA	
loL	Output Current — Low				24	mA	

^{1.} V_{in} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

		74AC 74AC					
Symbol	Parameter	V _{CC}	T _A =	+25℃	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	, V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
Voн	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA IOH - 24 mA - 24 mA
VOL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA 10L 24 mA 24 mA
lIN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	V _I = V _{CC} , GND
lOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. tMaximum test duration 2.0 ms, one output loaded at a time. Note: I_{N} and I_{CC} $\stackrel{?}{@}$ 3.0 V are guaranteed to be less than or equal to the respective limit $\stackrel{?}{@}$ 5.5 V V_{CC}.

			74	ACT	74ACT		
Symbol	Parameter	V _{CC} (V)	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.76 4.76	V .	*V _{IN} = V _{IL} or V _{IH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 24 mA 1 _{OL} 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5		-	-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC273 • MC74ACT273

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

		0		74AC		74AC			
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0	90 140	125 175		75 125		MHz	3-3
^t PLH	Propagation Delay Clock to Output	3.3 5.0	4.0 3.0	7.0 5.5	12.5 9.0	3.0 2.5	14.0 10.0	ns	3-6
^t PHL	Propagation Delay Clock to Output	3.3 5.0	4.0 3.0	7.0 5.0	13.0 10.0	3.5 2.5	14.5 11.0	ns	3-6
^t PHL	Propagation Delay MR to Output	3.3 5.0	4.0 3.0	7.0 5.0	13.0 10.0	3.5 2.5	14.0 10.5	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

		-	74	AC	74AC		Fig. No.
Symbol	Parameter	Vcc*	TA = CL =	+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	
			Тур	Guarante	eed Minimum		
t _S	Setup Time, HIGH or LOW Data to CP	3.3 5.0	3.5 2.5	5.5 4.0	6.0 4.5	ns	3-9
th	Hold Time, HIGH or LOW Data to CP	3.3 5.0	-2.0 -1.0	0 1.0	0 1.0	ns	3-9
t _w	Clock Pulse Width HIGH or LOW	3.3 5.0	3.5 2.5	5.5 4.0	6.0 4.5	ns	3-6
t _W	MR Pulse Width HIGH or LOW	3.3 5.0	2.0 1.5	5.5 4.0	6.0 4.5	ns	3-6
t _{rec}	Recovery Time MR to CP	3.3 5.0	1.5 1.0	3.5 2.0	4.5 3.0	ns	3-9

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC273 • MC74ACT273

$\begin{tabular}{ll} \bf AC\ CHARACTERISTICS\ (For\ Figures\ and\ Waveforms\ --\ See\ Section\ 3) \end{tabular}$

		V _{CC} *	0	74ACT		74	ACT		
Symbol			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
f _{max}	Maximum Clock Frequency	5.0	125	200		125		MHz	3-3
tPLH .	Propagation Delay Clock to Output	5.0	3.0	6.0	10	2.5	11.0	ns	3-6
^t PHL .	Propagation Delay Clock to Output	5.0	3.0	6.5	11	2.5	12.0	ns	3-6
^t PHL -	Propagation Delay MR to Output	5.0	3.0	7.0	11	2.5	11.5	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

	Parameter		74.	ACT	74ACT		
Symbol		V _{CC} * (V)		+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
t _s	Setup Time, HIGH or LOW Data to CP	5.0	3.0	4.5	5.0	ns	3-9
th	Hold Time, HIGH or LOW Data to CP	5.0	-2.5	2.0	2.0	ns	3-9
t _W	Clock Pulse Width HIGH or LOW	5.0	2.5	4.0	4.5	ns	3-6
t _W	MR Pulse Width HIGH or LOW	5.0	2.5	4.0	4.5	ns	3-6
t _{rec}	Recovery Time MR to CP	5.0	- 1.0	2.0	3.0	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 \text{ V}$
C _{PD}	Power Dissipation Capacitance	50	pF	V _{CC} = 5.0 V




8-Input Universal Shift/Storage Register with Common Parallel I/O Pins

The MC74AC299/74ACT299 is an 8-bit universal shift/storage register with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops $Q_0,\,Q_7$ to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.

- Common Parallel I/O for Reduced Pin Count
- Additional Serial Inputs and Outputs for Expansion
- Four Operating Modes: Shift Left, Shift Right, Load and Store
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- 'ACT299 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

CP Clock Pulse Input

DS₀ Serial Data Input for Right Shift

DS7 Serial Data Input for Left Shift

S₀, S₁ Mode Select Inputs

Asynchronous Master Reset


OE₁, OE₂ 3-State Output Enable Inputs


I/O₀-I/O₇ Parallel Data Inputs or 3-State Parallel Outputs

Q₀, Q₇ Serial Outputs


MC74AC299 MC74ACT299

8-INPUT UNIVERSAL SHIFT/STORAGE REGISTER WITH COMMON PARALLEL I/O PINS





LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

FUNCTIONAL DESCRIPTION

The MC74AC299/74ACT299 contains eight edgetriggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by So and S1, as shown in the Truth Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Qo and Q7 are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on $\overline{\text{MR}}$ overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either \overline{OE}_1 or \overline{OE}_2 disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both So and So in preparation for a parallel load operation.

TRUTH TABLE

	lnp	uts		Response
MR	S ₁	S ₀	CP	· nesponse
L	X	Х	X	Asynchronous Reset; Q ₀ -Q ₇ = LOW
H	H	H	7	Parallel Load; I/O _n \rightarrow Q _n Shift Rights; DS ₀ \rightarrow Q ₀ ,
Н	н	L	7	$Q_0 \rightarrow Q_1$, etc. Shift Left; DS ₇ \rightarrow Q ₇ , $Q_7 \rightarrow Q_6$, etc.
. Н	L	L	Х	Hold

H = HIGH Voltage Level

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧ -
lin	DC Input Current, per Pin	. ±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	± 50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
		'AC	2.0	5.0	6.0	V
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	٧
		V _{CC} @ 3.0 V		150		
t _r , t _f	AC Devices except Scrimit inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/v
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
ГОН	Output Current — High				- 24	mA
loL	Output Current — Low				24	mA

^{1.} Vin from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. Vin from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

L = LOW Voltage Level X = Immaterial

⁼ LOW-to-HIGH Transition

			74	AC	74AC		
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	· V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu A$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
VOL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
¥)		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
liN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	V _I = V _{CC} , GND
lold	†Minimum Dynamic	5.5			75	mA .	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

*Maximum test duration 2.0 ms, one output loaded at a time.

*Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC299 • MC74ACT299

			74/	ACT	74ACT		
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
VIL	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
	,	4.5 5.5		3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	$I_{OUT} = 50 \mu\text{A}$
		4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA I _{OL} 24 mA
lIN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	$V_I = V_{CC}$, GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD .	Output Current	5.5			– 75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	IAC		
Symbol	Parameter	V _{CC} *	Ţ	A = +25 CL = 50 p	5°C ⊳F	to +	−40°C ⊦85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
f _{max}	Maximum Input Frequency	3.3 5.0	90 130			80 105		MHz	3-3
^t PLH	Propagation Delay CP to Q ₀ or Q ₇	3.3 5.0	8.5 5.5		20.5 14	7.0 4.5	22 15	ns	3-6
^t PHL	Propagation Delay CP to Q ₀ or Q ₇	3.3 5.0	8.5 5.5		21.5 14.5	7.0 5.0	23 16	ns	3-6
^t PLH	Propagation Delay CP to I/On	3.3 5.0	9.0 6.0		20.5 14.5	7.5 5.0	22.5 16	ns	3-6
^t PHL	Propagation Delay CP to I/On	3.3 5.0	10 6.5		23 16	8.5 6.0	24.5 17.5	ns	3-6
^t PHL	Propagation Delay MR to I/On	3.3 5.0	9.0 5.5		22.5 15.5	7.5 5.0	25.0 17.0	ns	3-6
^t PHL	Propagation Delay MR to I/On	3.3 5.0	9.0 5.5		21.5 15.0	7.5 5.0	24.0 16.5	ns	3-6
^t PZH	Output Enable Time OE to I/On	3.3 5.0	7.0 4.5		18 12.5	6.0 4.0	19.5 13.5	ns	3-7
^t PZL	Output Enable Time OE to I/On	3.3 5.0	7.0 5.0		18 12.5	6.0 4.0	20.5 14	ns	3-8
^t PHZ	Output Disable Time OE to I/On	3.3 5.0	6.5 3.5	-	18.5 14	5.5 3.0	19.5 15	ns	3-7
^t PLZ	Output Disable Time OE to I/On	3.3 5.0	5.5 3.5	*	17 12.5	4.5 2.0	19 13.5	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC299 • MC74ACT299

AC OPERATING REQUIREMENTS

			74	AC	74AC			
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.	
			Тур	Guarant	eed Minimum			
t _S	Setup Time, HIGH or LOW S ₀ or S ₁ to CP	3.3 5.0		8.5 5.0	8.5 5.5	ns	3-9	
t _h	Hold Time, HIGH or LOW S ₀ or S ₁ to CP	3.3 5.0		0.5 1.0	0.5 1.0	ns	3-9	
t _S	Setup Time, HIGH or LOW I/On to CP	3.3 5.0		5.5 3.5	6.0 4.0	ns	3-9	
t _h	Hold Time, HIGH or LOW I/On to CP	3.3 5.0		0 1.0	0 1.0	ns	3-9	
t _s	Setup Time, HIGH or LOW DS ₀ or DS ₇ to CP	3.3 5.0		6.5 4.0	7.0 4.5	ns	3-6	
t _h	Hold Time, HIGH or LOW DS ₀ or DS ₇ to CP	3.3 5.0	-	0 1.0	0.5 1.0	ns	3-6	
t _W	CP Pulse Width, LOW	3.3 5.0	-	4.5 3.5	5.0 3.5	ns	3-6	
t _W	MR Pulse Width, LOW	3.3 5.0		4.5 3.5	5.0 3.5	ns	3-9	
t _{rec}	Recovery Time MR to CP	3.3 5.0		1.5 1.5	1.5 1.5	ns	3-9	

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT		74	ACT		;
Symbol	Parameter	Vcc* (V)	T	A = +25 CL = 50 p	°C ∍F	T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	-	
f _{max}	Maximum Input Frequency	5.0	120			110		MHz	3-3
^t PLH	Propagation Delay CP to Q ₀ or Q ₇	5.0	4.0		12.5	3.0	14	ns	3-6
^t PHL	Propagation Delay CP to Q ₀ or Q ₇	5.0	4.0		13.5	3.5	15	ns	3-6
^t PLH	Propagation Delay CP to I/O _n	5.0	4.5		12.5	4.5	13.5	ns	3-6
^t PHL	Propagation Delay CP to I/O _n	5.0	5.0		15	4.5	16.5	ns	3-6
^t PLH	Propagation Delay MR to Q ₀ or Q ₇	5.0	4.0		15	4.0	18	ns	3-6
t _{PHL}	Propagation Delay MR to Q ₀ or Q ₇	5.0	4.0		14.5	3.5	17.5	ns	3-6
^t PZH	Output Enable Time OE to I/On	5.0	2.5		12	1.5	13	ns	3-7
^t PZL	Output Enable Time OE to I/On	5.0	2.0		12	1.5	13.5	ns	3-8
^t PHZ	Output Disable Time OE to I/On	5.0	2.0		12.5	2.0	13.5	ns	3-7
tPLZ	Output Disable Time OE to I/On	5.0	2.5		11.5	2.0	12.5	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

		'	74	ACT	74ACT		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		١.
t _S	Setup Time, HIGH or LOW S ₀ or S ₁ to CP	5.0		5.0	5.5	ns	3-9
th	Hold Time, HIGH or LOW S ₀ or S ₁ to CP	5.0		1.0	1.0	ns	3-9
t _S	Setup Time, HIGH or LOW I/On to CP	5.0		4.0	4.5	ns	3-9
th	Hold Time, HIGH or LOW I/On to CP	5.0		1.0	1.0	ns	3-9
ts	Setup Time, HIGH or LOW DS ₀ or DS ₇ to CP	5.0		4.5	5.0	ns	3-6
th	Hold Time, HIGH or LOW DS ₀ or DS ₇ to CP	5.0		1.0	1.0	ns	3-6
t _W	CP Pulse Width HIGH or LOW	5.0		4.0	4.5	ns	3-9
t _W	MR Pulse Width, LOW	5.0		3.5	3.5	ns	3-9
t _{rec}	Recovery Time MR to CP	5.0		1.5	1.5	ns	3-9

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	170	pF	V _{CC} = 5.0 V




Product Preview

8-Input Universal Shift/Storage **Register with Synchronous Reset and Common I/O Pins**

The MC74AC323/74ACT323 is an 8-bit universal shift/storage register with 3-state outputs. Its function is similar to the MC74AC299/74ACT299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate serial inputs and outputs are provided for Q0 and Q7 to allow easy cascading. Four operation modes are possible: hold (store), shift left, shift right and parallel load.

- Common Parallel I/O for Reduced Pin Count
- Additional Serial Inputs and Outputs for Expansion
- · Four Operating Modes: Shift Left, Shift Right, Load and Store
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- 'ACT323 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

CP Clock Pulse Input

DS₀ Serial Data Input for Right Shift DS₇ Serial Data Input for Left Shift

S₀, S₁ Mode Select Inputs

Synchronous Master Reset

OE₁, OE₂ 3-State Output Enable Inputs


1/00-1/07 Multipled Parallel Data Inputs or


3-State Parallel Data Outputs

Q₀, Q₇ Serial Outputs

MC74AC323 MC74ACT323


8-INPUT UNIVERSAL SHIFT/STORAGE **REGISTER WITH** SYNCHRONOUS RESET AND COMMON I/O PINS





This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

. E

The MC74AC323/74ACT323 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous reset, shift left, shift right, parallel load and hold operations. The type of operation is determined by S_0 and S_1 as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q_0 and Q_7 are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on \overline{SR} overrides the Select inputs and allows the flip-flops to be reset by the next rising edge

of CP. All other state changes are also initiated by the LOW-to-HIGH CP transition. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either \overline{OE}_1 or \overline{OE}_2 disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both S_0 and S_1 in preparation for a parallel load operation.

TRUTH TABLE

		Inp	uts		Response
	SR	S ₁	S ₀	CP	nesponse
	L	Х	Х	7	Synchronous Reset; Q ₀ -Q ₇ = LOW
	Н	н	Н		Parallel Load; I/O _n → Q _n
	Н	L	Н		Shift Right; $DS_0 \rightarrow Q_0$, $Q_0 \rightarrow Q_1$, etc. Shift Left; $DS_7 \rightarrow Q_7$, $Q_7 \rightarrow Q_6$, etc.
	Н	Н	L	1	Shift Left; DS ₇ \rightarrow Q ₇ , Q ₇ \rightarrow Q ₆ , etc.
1	Н	L,	L	Х	Hold

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

\(\subseteq = LOW\)-to-HIGH Clock Transition

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

5

MC74AC323 • MC74ACT323

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
V _{CC}	Supply Voltage	'AC	2.0	5.0	6.0	
	Supply Voltage	'ACT	4.5	5.0	5.5	\ \ \
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	V
	1	V _{CC} @ 3.0 V		150		
t _r , t _f	tf Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		1
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
474	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range	Operating Ambient Temperature Range		25	85	°C
loн	Output Current — High		-		-24	mA
loL	Output Current — Low			24	mA	

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

	Parameter		74	AC	74AC		
Symbol		V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
Vон	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu A$
	- # -	3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
VoL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	Ι _{ΟUT} = 50 μΑ
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
lIN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min
ICC	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: INO and ICC @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V VCC.

MC74AC323 • MC74ACT323

DC CHARACTERISTICS

			74/	ACT	74ACT		
Symbol	Parameter	V _{CC} (V)	T _A =	+25℃	T _A = −40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		-
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 24 mA OH - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	$I_{OUT} = 50 \mu\text{A}$
		4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA I _{OL} 24 mA
IN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	$V_{I} = V_{CC}$, GND
ΔICCT	Additional Max. I _{CC} /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Input Frequency	3.3 5.0		55 130				MHz	3-3
^t PLH	Propagation Delay CP to Q ₀ or Q ₇	3.3 5.0		31 12				ns	3-6
^t PHL	Propagation Delay CP to Q ₀ or Q ₇	3.3 5.0		30 13				ns	3-6
^t PLH	Propagation Delay CP to I/On	3.3 5.0		28 11				ns	3-6
^t PHL	Propagation Delay CP to I/On	3.3 5.0		28 12				ns	3-6
^t PZH	Output Enable Time	3.3 5.0		24 10		-		ns	3-7
^t PZL	Output Enable Time	3.3 5.0		24 10				ns	3-8
^t PHZ	Output Disable Time	3.3 5.0		25 13				ns	3-7
tPLZ	Output Disable Time	3.3 5.0		24 12				ns	3-8

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC323 • MC74ACT323

AC OPERATING REQUIREMENTS

7			74	AC	74AC		Fig. No.
Symbol	Parameter	V _{CC} *	T _A = C _L =	+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	
	7		Тур	Guarai	nteed Minimum	1	
t _S	Setup Time, HIGH or LOW S ₀ or S ₁ to CP	3.3 5.0	12 5.0			ns	3-9
th	Hold Time, HIGH or LOW S ₀ or S ₁ to CP	3.3 5.0	0			ns	3-9
t _S	Setup Time, HIGH or LOW I/On, DS ₀ , DS ₇ to CP	3.3 5.0	5.0 5.0			ns	3-9
th	Hold Time, HIGH or LOW I/On, DS ₀ , DS ₇ to CP	3.3 5.0	0	<u>,</u>		ns	3-9
ts	Setup Time, HIGH or LOW SR to CP	3.3 5.0	4.0 2.0			ns	3-9
th	Hold Time, HIGH or LOW SR to CP	3.3 5.0	0			ns	3-9
t _W	CP Pulse Width HIGH or LOW	3.3 5.0	9.0 4.0			ns	3-6

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT		74.	ACT		
Symbol	Parameter	V _{CC} *		Γ _A = +25 C _L = 50 p		$T_A = -40^{\circ}C$ to +85°C $C_L = 50 \text{ pF}$		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Input Frequency	5.0	120	125		110		MHz	3-3
^t PLH	Propagation Delay CP to Q ₀ or Q ₇	5.0	5.0	9.0	12.5	4.0	14	ns	3-6
^t PHL	Propagation Delay CP to Q ₀ or Q ₇	5.0	5.0	9.0	13.5	4.5	.,15	ns	3-6
^t PLH	Propagation Delay CP to I/On	5.0	5.0	8.5	12.5	4.5	14.5	ns	3-6
^t PHL	Propagation Delay CP to I/O _n	5.0	6.0	10	14.5	5.0	16	ns	3-6
^t PZH	Output Enable Time	5.0	3.5	7.5	11	3.0	12.5	ns	3-7
^t PZL	Output Enable Time	5.0	3.5	7.5	11.5	3.0	13	ns	3-8
^t PHZ	Output Disable Time	5.0	4.0	8.5	12.5	3.0	13.5	ns	3-7
^t PLZ	Output Disable Time	5.0	3.0	8.0	11.5	2.5	12.5	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74/	ACT	74ACT		
Symbol	Parameter	V _{CC} *		+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
ts	Setup Time, HIGH or LOW S ₀ or S ₁ to CP	5.0	2.0	5.0	5.0	ns	3-9
th	Hold Time, HIGH or LOW S ₀ or S ₁ to CP	5.0	0	1.5	. 1.5	ns	3-9
t _S	Setup Time, HIGH or LOW I/O _n , DS ₀ , DS ₇ to CP	5.0	1.0	4.0	4.5	ns	3-9
th	Hold Time, HIGH or LOW I/O _n , DS ₀ , DS ₇ to CP	5.0	0	1.0	1.0	ns	3-9
t _s	Setup Time, HIGH or LOW SR to CP	5.0	1.0	2.5	2.5	ns	3-9
th	Hold Time, HIGH or LOW SR to CP	5.0	0	1.0	1.0	ns	3-9
t _W	CP Pulse Width HIGH or LOW	5.0	2.0	4.0	4.5	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions $V_{CC} = 5.0 \text{ V}$	
C _{IN}	Input Capacitance	4.5	pF		
CPD	Power Dissipation Capacitance	170	pF	$V_{CC} = 5.0 V$	



Product Preview

4-Bit Shifter With 3-State Outputs

The MC74AC350/74ACT350 is a specialized multiplexer that accepts a 4-bit word and shifts it 0, 1, 2 or 3 places, as determined by two Select (S_0 , S_1) inputs. For expansion to longer words, three linking inputs are provided for lower-order bits; thus two packages can shift an 8-bit word, four packages a 16-bit word, etc. Shifting by more than three places is accomplished by paralleling the 3-state outputs of different packages and using the Output Enable (\overline{OE}) inputs as a third Select level. With appropriate interconnections, the 'AC/ACT350 can performm zero-backfill, sign-extend or end-around (barrel) shift functions.

- Linking Inputs for Word Expansion
- 3-State Outputs for Extending Shift Range

FUNCTIONAL DESCRIPTION

The MC74AC350/74ACT350 is operationally equivalent to a 4-input multiplexer with the inputs connected so that the select code causes successive one-bit shifts of the data word. This internal connection makes it possible to perform shifts of 0, 1, 2 or 3 places on words of any length.

A 7-bit data word is introduced at the I_n inputs and is shifted according to the code applied to the select inputs S_0 , S_1 . Outputs O_0 — O_3 are 3-state, controlled by an active-LOW output enable (\overline{OE}) . When \overline{OE} is LOW, data outputs will follow selected data inputs; when HIGH, the data outputs will be forced to the high-impedance state. This feature allows shifters to be cascaded on the same output lines or to a common bus. The shift function can be logical, with zeros pulled in at either or both ends of the shifting field; arithmetic, where the sign bit is repeated during a shift down; or end around, where the data word forms a continuous loop.

LOGIC EQUATIONS

$$\begin{array}{l} O_0\!=\!\overline{S}_0\ \overline{S}_1\ l_0\!+\!S_0\ \overline{S}_1\ l_-1\!+\!\overline{S}_0\ S_1\ l_-2\!+\!S_0\ S_1\ l_-3\\ O_1\!=\!\overline{S}_0\ \overline{S}_1\ l_1\!+\!S_0\ \overline{S}_1\ l_0\!+\!\overline{S}_0\ S_1\ l_-1\!+\!S_0\ S_1\ l_{l-2}\\ O_2\!=\!\overline{S}_0\ \overline{S}_1\ l_2\!+\!S_0\ \overline{S}_1\ l_1\!+\!\overline{S}_0\ S_1\ l_0\!+\!S_0\ S_1\ l_-1\\ O_3\!=\!\overline{S}_0\ \overline{S}_1\ l_3\!+\!S_0\ \overline{S}_1\ l_2\!+\!\overline{S}_0\ S_1\ l_1\!+\!S_0\ S_1\ l_0\end{array}$$


TRUTH TABLE

	Inputs		Outputs				
ŌĒ	s ₁	S ₀	00	01	02	03	
Н	X	X	Z	Z	Z	Z	
L	L	L	l ₀	11	12	l3	
L	L	Н	1_1	l ₀	11	l ₂	
L	Н	L	1-2	1-1	lo	11	
L	Н	Н	1_3	1-2	1_1	lò	

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

So. St. Outputs On-Oo are 3-state controlled by an



Vcc


9 S₁

1_3 1

GND 8

MC74AC350 MC74ACT350


4-BIT SHIFTER WITH 3-STATE OUTPUTS




This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

5

LOGIC SYMBOL




LOGIC DIAGRAM




MC74AC350 • MC74ACT350

APPLICATIONS


16-Bit Shift-Up 0 to 3 Places, Zero Backfill



8-Bit End Around Shift 0 to 7 Places



13-Bit Twos Complement Scaler



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	± 50	mA
T _{stq}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	-	Min	Тур	Max	Unit	
		'AC	2.0	5.0	6.0	V	
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	V	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	0		V _{CC}	V		
		V _{CC} @ 3.0 V		150	4.		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V	
	Ac Devices except definite inputs	V _{CC} @ 5.5 V	:	25			
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V	
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		113/ V	
Tj	Junction Temperature (PDIP)			1	140	°C	
TA	Operating Ambient Temperature Range	· · · · · · · · · · · · · · · · · · ·			85	°C	
ГОН	Output Current — High			-24	mA		
lOL .	Output Current — Low				24	mA	

^{1.} V_{in} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	IAC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
· · · · · · · · · · · · · · · · · · ·			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu A$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , V _{GND} V _O = V _{CC} , GND
IOLD	†Minimum Dynamic Output Current	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: ||N and ||CC @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V VCC.

MC74AC350 • MC74ACT350

DC CHARACTERISTICS

			74	ACT	74ACT			
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = . -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	, V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
Voн	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$	
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -24 mA I _{OH} -24 mA	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	I _{OUT} = 50 μA	
	=	4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA I _{OL} 24 mA	
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND	
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1 V$	
loz	Maximum 3-State Current	5.5	-	± 0.5	± 5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND}	
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min	
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND	

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay	3.3 5.0						ns	3-5
^t PHL	Propagation Delay	3.3 5.0						ns	3-5
tPLH	Propagation Delay S _n to O _n	3.3 5.0						ns	3-6
^t PHL	Propagation Delay S _n to O _n	3.3 5.0						ns	3-6
^t PZH	Output Enable to On	3.3 5.0						ns	3-7
tPZL	Output Enable to On	3.3 5.0						ns	3-8
^t PHZ	Output Enable to On	3.3 5.0						ns	3-7
tPLZ	Output Enable to On	3.3 5.0						ns	3-8

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

			74ACT T _A = +25°C C _L = 50 pF			74.	ACT		
Symbol	Parameter	V _{CC} *				T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
	•		Min	Тур	Max	Min	Max	1	ĺ
^t PLH	Propagation Delay I _n to O _n	. , 5.0						ns	3-6
^t PHL	Propagation Delay I _n to O _n	5.0						ns	3-6
^t PLH	Propagation Delay S _n to O _n	5.0						ns	3-6
^t PHL	Propagation Delay S _n to O _n	5.0			ī			ns	3-6
^t PZH	Output Enable to On	5.0						ns	3-7
^t PZL	Output Enable to On	5.0	-					ns	3-8
^t PHZ	Output Enable to On	5.0						ns	3-7
^t PLZ	Output Enable to On	5.0						ņs	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter		Value Typ	Units	Test Conditions
CIN	Input Capacitance	(1)	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance		40.0	pF	V _{CC} = 5.0 V

5




Dual 4-Input Multiplexer

The MC74AC352/74ACT352 is a very high-speed dual 4-input multiplexer with common Select inputs and individual Enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the inverted (complementary) form. The MC74AC352/74ACT352 is the functional equivalent of the MC74AC353/74ACT353 except with inverted outputs.

- Inverted Version of the MC74AC353/74ACT353
- Separate Enables for Each Multiplexer
- Outputs Source/Sink 24 mA
- 'ACT352 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

I_{0a}-I_{3a} Side A Data Inputs Side B Data Inputs 10P-13P S0, S1 **Common Select Inputs** $\overline{\textbf{E}}_{a}$ Side A Enable Input $\overline{\underline{E}}_{b}^{u}$ \overline{Z}_{a} , \overline{Z}_{b} Side B Enable Input **Multiplexer Outputs**


TRUTH TABLE


Select	Inputs		Inpu	ıts (a oı	r b)		Outputs
S ₀	S ₁	Ē	I ₀	11	12	l ₃	Z
X	Х	Н	Х	Х	Х	Х	Н
L	L	L	L	X	Х	X	н
L	L	L	Н	X	X	Х	L
Н	L	L	X	L	Х	Х	н
Н	L	L	Х	Н	Х	Х	L
L	Н	L	X	Х	L	Х	Н
L	Н	L	X	Х	Н	Х	L
Н	Н	L	х	Х	Х	L	н
Н	Н	L	Х	Χ	Х	Н	L

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

MC74AC352 **MC74ACT352**

DUAL 4-INPUT MULTIPLEXER





FUNCTIONAL DESCRIPTION

The MC74AC352/74ACT352 is a dual 4-input multiplexer. It selects two bits of data from up to four sources under the control of the common Select inputs (S₀, S₁). The two 4-input multiplexer circuits have individual active LOW Enables (\overline{E}_a , \overline{E}_b) which can be used to strobe the outputs independently. When the Enables $(\overline{E}_a,\,\overline{E}_b)$ are HIGH, the corresponding outputs $(\overline{Z}_a,\overline{Z}_b)$ are forced HIGH.


The logic equations for the outputs are shown below:

$$\overline{Z}_a = \overline{E}_{a^{\bullet}}(I_{0a^{\bullet}}\overline{S}_{1}^{\bullet}\overline{S}_{0} + I_{1a^{\bullet}}\overline{S}_{1}^{\bullet}S_{0} + I_{1a^{\bullet}$$

$$\begin{split} \overline{Z}_{a} &= \overline{E}_{a} \cdot (I_{0a} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1a} \cdot \overline{S}_{1} \cdot S_{0} + I_{2a} \cdot S_{1} \cdot S_{0} + I_{2a} \cdot S_{1} \cdot S_{0} + I_{2a} \cdot S_{1} \cdot S_{0} + I_{2b} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1b} \cdot \overline{S}_{1} \cdot S_{0} + I_{2b} \cdot S_{1} \cdot \overline{S}_{0} + I_{3b} \cdot S_{1} \cdot S_{0}) \end{split}$$

The MC74AC352/74ACT352 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is as a function generator. The MC74AC352/74ACT352 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	· V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	- 65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
		'AC	2.0	5.0	6.0	v
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	0		Vcc	V	
		V _{CC} @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
	Ac perioes except commit inputs	V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		113/ V
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
loн	Output Current — High			- 24	mA	
loL	Output Current — Low			24	mA	

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

MC74AC352 • MC74ACT352

DC CHARACTERISTICS

			74	AC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
Voн	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
liN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
Icc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC352 • MC74ACT352

DC CHARACTERISTICS

			74	ACT	74ACT		
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
	+		Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	, V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8	0.8 0.8	٧	$V_{OUT} = 0.1 \text{ V}$ or $V_{CC} - 0.1 \text{ V}$
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	. V	$I_{OUT} = -50 \mu A$
		4.5 5.5		3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 24 mA I _{OH} - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 10L 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔΙCCT	Additional Max. Icc/Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1 V$
OLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	Parameter			74AC		74	AC		
Symbol		V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay S _n to Z̄ _n	3.3 5.0	2.0 2.0	8.5 6.5	15.0 11.0	1.0 1.0	17.5 12.5	ns	3-6
^t PHL	Propagation Delay S _n to Z̄ _n	3.3 5.0	2.0 2.0	8.0 6.0	14.5 11.0	1.0 1.0	16.5 12.0	ns	3-6
^t PLH	Propagation Delay E _n to Z̄ _n	3.3 5.0	2.0 2.0	6.0 4.5	13.5 9.5	1.0 1.0	16.0 11.0	ns	3-6
tPHL	Propagation Delay E _n to Z̄ _n	3.3 5.0	2.0 2.0	5.5 4.0	11.0 8.0	1.0 1.0	12.5 9.0	ns	3-6
^t PLH	Propagation Delay	3.3 5.0	2.0 2.0	7.0 5.0	12.5 9.0	1.0 1.0	14.5 10.5	ns	3-5
^t PHL	Propagation Delay	3.3 _, 5.0	2.0 2.0	7.0 5.0	11.5 8.5	1.0 1.0	13.0 10.0	ns	3-5

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

		,		74ACT		74.	ACT		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
		-	Min	Тур	Max	Min	Max		
tPLH	Propagation Delay S _n to Z̄ _n	5.0	3.0	6.0	9.0	1.0	9.5	ns	3-6
t _{PHL}	Propagation Delay S _n to Z _n	5.0	3.0	6.0	9.0	1.0	9.5	ns	3-6
^t PLH	Propagation Delay E _n to Z̄ _n	5.0	2.0	4.5	8.0	1.0	8.5	ns	3-6
tPHL	Propagation Delay E _n to Z _n	5.0	2.0	4.5	8.0	1.0	8.5	ns	3-6
tPLH	Propagation Delay I_n to \overline{Z}_n	5.0	2.0	5.5	8.5	1.0	9.0	ns	3-5
^t PHL	Propagation Delay I _n to Z̄ _n	5.0	2.0	6.5	8.5	1.0	9.0	ns	3-5

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
CPD	Power Dissipation Capacitance	50	pF	V _{CC} = 5.0 V




Dual 4-Input Multiplexer with 3-State Outputs

The MC74AC353/74ACT353 is a dual 4-input multiplexer with 3-state outputs. It can select two bits of data from four sources using common Select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (OE) inputs, allowing the outputs to interface directly with bus-oriented systems.

- Inverted Version of the MC74AC253/74ACT253
- Multifunction Capability
- Separate Enables for Each Multiplexer
- Outputs Source/Sink 24 mA
- 'ACT353 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

l_{0a}−l_{3a} Side A Data Inputs 10P-13P Side B Data Inputs S₀, S₁ OE_a Common Select Inputs Side A Enable Input ŌE_b Z_a, Z_b Side B Enable Input Multiplexer Outputs

TRUTH TABLE

Sel-			Data l	Inputs		Output Enable	Outputs	
S ₀	S ₁	l ₀	11	l ₂	lз	ŌĒ	Z	
X	X	Х	Х	X	Х	Н	Z	
L	L	L	X	Х	Х	L	н	
L	L	Н	Х	Х	Х	L	L	
Н	L	Х	L	Х	Х	L	н	
Н	L	X	Н	Х	Х	L	L	
L	Н	X	Х	L	Х	L	Н	
L	Н	X	Х	Н	Х	L	L	
н	Н	X	Χ	Χ	L	L	Н	
H	Н	X	Х	Χ	н	L	L	

Address inputs S₀ and S₁ are common to both sections.


H = HIGH Voltage Level L = LOW Voltage Level


X = Immaterial

Z = High Impedance

MC74AC353 **MC74ACT353**

DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS






FUNCTIONAL DESCRIPTION The MC74AC353/74ACT3

The MC74AC353/74ACT353 contains two identical 4-input multiplexers with 3-state outputs. They select two bits from four sources selected by common Select inputs (S₀, S₁). The 4-input multiplexers have individual Output Enable $(\overline{\text{OE}}_{a}, \overline{\text{OE}}_{b})$ inputs which, when HIGH, force the outputs to a high impedance (High Z) state. The logic equations for the outputs are shown below:

$$\begin{split} \overline{Z}_{a} &= \overline{OE}_{a} \cdot (|_{Qa} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + |_{1a} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + |_{2a} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + |_{2a} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + |_{2a} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + |_{2b} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + |_$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	. v
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	- V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	· V
lin	DC Input Current, per Pin	±20	mA
l _{out}	DC Output Sink/Source Current, per Pin	±50	mA
Icc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

5

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
-,		'AC	2.0	5.0	6.0	v
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to 0	GND)	0		V _{CC}	V
- III/ - Out				150		
t _r , t _f	Input Rise and Fall Time (Note 1)	V _{CC} @ 4.5 V		40		ns/V
47.4	'AC Devices except Schmitt Inputs	V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		113/ 1
Tj	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
Іон -	Output Current — High				-24	mA
loL	Output Current — Low				24	mA

^{1.} V_{In} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{In} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	AC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
	-		Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
Voн	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
	7.1	3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
VOL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	y .	*V _{IN} = V _{IL} or V _{IH} 12 mA IOL 24 mA 24 mA
liN .	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	$V_I (OE) = V_{IL}, V_{IH}$ $V_I = V_{CC}, V_{GND}$ $V_O = V_{CC}, GND$
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

*Maximum test duration 2.0 ms, one output loaded at a time.

*Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

DC CHARACTERISTICS

			. 74	ACT	74ACT		1
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
	-	4.5 5.5		3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
	×	4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 1 _{OL} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mÀ	$V_I = V_{CC} - 2.1 V$
loz	Maximum 3-State Current	5.5		±0.5	± 5.0	μΑ	VI (OE) = VIL, VIH VI = VCC, VGND VO = VCC, GND
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

		1		74AC			IAC		1
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	'Max	Min	Max		
^t PLH	Propagation Delay S_n to \overline{Z}_n	3.3 5.0	3.0 3.0		15.5 11.0	2.0 2.0	17.5 12.5	ns	3-6
^t PHL	Propagation Delay S_n to \overline{Z}_n	3.3 5.0	3.0 3.0		16.0 11.5	2.0 2.0	18.0 13.0	ns	3-6
^t PLH	Propagation Delay I _n to Z̄ _n	3.3 5.0	2.0 2.0		14.5 10.0	1.0 1.0	17.0 11.5	ns	3-6
^t PHL	Propagation Delay I_n to \overline{Z}_n	3.3 5.0	2.0 2.0		13.0 9.5	1.0 1.0	15.0 11.0	ns	3-6
^t PZH	Output Enable Time	3.3 5.0	1.0 1.0		8.0 6.0	0.5 0.5	8.5 6.5	ns	3-7
^t PZL	Output Enable Time	3.3 5.0	1.0 1.0		8.0 6.0	0.5 0.5	9.0 7.0	ns	3-8
^t PHZ	Output Disable Time	3.3 5.0	2.0 2.0		9.5 8.0	1.0 1.0	10.0 8.5	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	2.0 2.0		8.0 6.0	1.0 1.0	9.0 7.5	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

				74ACT		74	ACT		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			$T_A = -40^{\circ}C$ to $+85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
	2		Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay S _n to Z̄ _n	5.0	3.0		8.5	2.5	9.0	ns	3-6
^t PHL	Propagation Delay S _n to Z̄ _n	5.0	3.0		8.5	2.5	9.0	ns	3-6
tPLH	Propagation Delay I _n to Z̄ _n	5.0	2.0		8.0	1.5	8.5	ns	3-6
^t PHL	Propagation Delay	5.0	2.0		8.0	1.5	9.0	ns	3-6
tPZH	Output Enable Time	5.0	1.0		7.0	1.0	7.5	ns	3-7
tPZL	Output Enable Time	5.0	1.0		7.5	1.0	8.0	ns	3-8
tPHZ	Output Disable Time	5.0	1.0		9.0	1.0	10	ns	3-7
tPLZ	Output Disable Time	5.0	1.0		7.0	1.0	9.0	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	50	pF	$V_{CC} = 5.0 V$




Octal Transparent Latch with 3-State Outputs

The MC74AC373/74ACT373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ($\overline{\text{OE}}$) is LOW. When $\overline{\text{OE}}$ is HIGH, the bus output is in the high impedance state.

- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing
- Outputs Source/Sink 24 mA
- 'ACT373 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

Dn-D7 Data Inputs

LĔ Latch Enable Input

ŌE **Output Enable Input**

O₀-O₇ 3-State Latch Outputs

TRUTH TABLE


	Inputs					
ŌĒ	LE	Dn	On			
н	Х	Х	Z			
L	Н	L	L			
L	Н	н	н			
L	L	Х	н О ₀			


- H = HIGH Voltage Level
- L = LOW Voltage Level Z = High Impedance
- X = Immaterial
- O₀ = Previous O₀ before LOW-to-HIGH

Transition of Clock

MC74AC373 **MC74ACT373**

OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS






FUNCTIONAL DESCRIPTION

The MC74AC373/74ACT373 contains eight D-type latches with 3-state standard outputs. When the Latch Enable (LE) input is HIGH, data on the D_Π inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time

preceding the HIGH-to-LOW transition of LE. The 3-state standard outputs are controlled by the Output Enable $\langle \overline{OE} \rangle$ input. When \overline{OE} is LOW, the standard outputs are in the 2-state mode. When \overline{OE} is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	>
Vin	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
l _{out}	DC Output Sink/Source Current, per Pin	±50	mA
Icc	DC VCC or GND Current per Output Pin	±50	mA
T _{stq}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	'AC	2.0	5.0	6.0	
	pp., remage	'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	V
	Innut Discound Fall Time (A)	VCC @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
	Ao Devices except Schmitt Inputs	V _{CC} @ 5.5 V		25		
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
loн	Output Current — High				-24	mA
lol	Output Current — Low				24	mA

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.

2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	IAC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Typ Guar		ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -12 mA I _{OH} -24 mA -24 mA
VOL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA
	-	3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , V _{GND} V _O = V _{CC} , GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
ICC	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.
Note: I_{IN} and I_{CC} (@ 3.0 V are guaranteed to be less than or equal to the respective limit (@ 5.5 V V_{CC}.

DC CHARACTERISTICS

				ACT	74ACT		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu A$
·		4.5 5.5		3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 24 mA I _{OH} - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	$I_{OUT} = 50 \mu A$
		4.5 5.5		0.36 0.36	0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 24 mA 1 _{OL} 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}$, GND
ΔICCT	Additional Max. Icc/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	$ \begin{array}{c} V_{I}\left(OE\right) = V_{IL}, V_{IH} \\ V_{I} = V_{CC}, V_{GND} \\ V_{O} = V_{CC}, GND \end{array} $
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μА	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

		-		74AC		74.	AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay Dn to On	3.3 5.0	1.5 1.5	10 7.0	13.5 9.5	1.5 1.5	15 10.5	ns	3-5
^t PHL	Propagation Delay D _n to O _n	3.3 5.0	1.5 1.5	9.5 7.0	13 9.5	1.5 1.5	14.5 10.5	ns	3-5
^t PLH	Propagation Delay LE to O _n	3.3 5.0	1.5 1.5	10 7.5	13.5 9.5	1.5 1.5	15 10.5	ns	3-6
^t PHL	Propagation Delay LE to O _n	3.3 5.0	1.5 1.5	9.5 7.0	12.5 9.5	1.5 1.5	14 10.5	ns	3-6
^t PZH	Output Enable Time	3.3 5.0	1.5 1.5	9.0 7.0	11.5 8.5	1.0 1.0	13 9.5	ns	3-7
^t PZL	Output Enable Time	3.3 5.0	1.5 1.5	8.5 6.5	11.5 8.5	1.0 1.0	13 9.5	ns	3-8
^t PHZ	Output Disable Time	3.3 5.0	1.5 1.5	10 8.0	12.5 11	1.0 1.0	14.5 12.5	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	1.5 1.5	8.0 6.5	11.5 8.5	1.0 1.0	12.5 10	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74	AC	74AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
		1 [Тур	Guarante	eed Minimum	1	
ts	Setup Time, HIGH or LOW D _n to LE	3.3 5.0	3.5 2.0	5.5 4.0	6.0 4.5	ns	3-9
^t h	Hold Time, HIGH or LOW D _n to LE	3.3 5.0	-3.0 -1.5	1.0 1.0	1.0 1.0	ns	3-9
t _W	LE Pulse Width, HIGH	3.3 5.0	4.0 2.0	5.5 4.0	6.0 4.5	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

				74ACT		74	ACT		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay D _n to O _n	5.0	2.5	8.5	10	1.5	11.5	ns	3-5
^t PHL	Propagation Delay D _n to O _n	5.0	2.0	8.0	10	1.5	11.5	ns	3-5
^t PLH	Propagation Delay LE to O _n	5.0	2.5	8.5	11	2.0	11.5	ns	3-6
^t PHL	Propagation Delay LE to O _n	5.0	2.0	8.0	10	1.5	11.5	ns	3-6
^t PZH	Output Enable Time	5.0	2.0	8.0	9.5	1.5	10.5	ns	3-7
^t PZL	Output Enable Time	5.0	2.0	7.5	9.0	1.5	10.5	ns	3-8
^t PHZ	Output Disable Time	5.0	2.5	9.0	11	2.5	12.5	ns	3-7
^t PLZ	Output Disable Time	5.0	1.5	7.5	8.5	1.0	10	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

Symbol	-	L	74ACT TA = +25°C CL = 50 pF		74ACT	Units	
	Parameter	V _{CC} *			T _A = -40°C to +85°C C _L = 50 pF		Fig. No.
			Тур	Guaran	eed Minimum		
ts	Setup Time, HIGH or LOW D _n to LE	5.0	3.0	7.0	8.0	ns	3-9
th	Hold Time, HIGH or LOW D _n to LE	5.0	0	0	1.0	ns	3-9
t _w	LE Pulse Width, HIGH	5.0	2.0	7.0	8.0	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	40	pF	V _{CC} = 5.0 V




Octal D-Type Flip-Flop with 3-State Outputs

The MC74AC374/74ACT374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable (OE) are common to all flip-flops.

- Buffered Positive Edge-Triggered Clock
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- See MC74AC273 for Reset Version
- See MC74AC377 for Clock Enable Version
- See MC74AC373 for Transparent Latch Version
- See MC74AC574 for Broadside Pinout Version
 See MC74AC564 for Broadside Pinout Version with Inverted Outputs
- 'ACT374 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

D₀-D₇ Data Inputs

CP Clock Pulse Input

OE 3-State Output Enable Input

O₀-O₇ 3-State Outputs

TRUTH TABLE

	Inputs		Outputs
. D _n	СР	ŌĒ	On
Н	J	L	Н
L		L	L
X	X	Н	Z

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

Z = High Impedance ∫= LOW-to-HIGH Transition

MC74AC374 MC74ACT374

OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS






FUNCTIONAL DESCRIPTION

The MC74AC374/74ACT374 consists of eight edgetriggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the

LOW-to-HIGH Clock (CP) transition. With the Output Enable ($\overline{\text{OE}}$) LOW, the contents of the eight flip-flops are available at the outputs. When the $\overline{\text{OE}}$ is HIGH, the outputs go to the high impedance state. Operation of the $\overline{\text{OE}}$ input does not affect the state of the flip-flops.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
Icc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
		'AC	2.0	5.0	6.0	V
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	V
- III Out		V _{CC} @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
	AC Devices except Schille inputs	V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		113/ V
Tj	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
loн	Output Current — High				-24	mA
loL	Output Current — Low				24	mA

^{1.} V_{in} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	AC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+25℃	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	. v	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu A$
	-	3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -12 mA I _{OH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	V _I = V _{CC} , GND
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , V_{GND}
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
lohd	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Mir
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

*Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

DC CHARACTERISTICS

			74	ACT	74ACT		
Sÿmbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	V	*VIN = VIL or VIH 10L 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}$, GND
ΔI _{CCT}	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
loz	Maximum 3-State Current	5.5	-	± 0.5	± 5.0	μΑ	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , V _{GND} V _O = V _{CC} , GND
lold	†Minimum Dynamic	5.5			. 75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5	-	-	-75	mA	V _{OHD} = 3.85 V Min
lcc .	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC			AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
	Y		Min	Тур	Max	Min	Max	1	
f _{max}	Maximum Clock Frequency	3.3 5.0	60 100	110 155		60 100		MHz	3-3
^t PLH	Propagation Delay CP to O _n	3.3 5.0	3.0 2.5	11 8.0	13.5 9.5	1.5 1.5	15.5 10.5	ns	3-6
tPHL	Propagation Delay CP to O _n	3.3 5.0	2.5 2.0	10 7.0	12.5 9.0	2.0 1.5	14 10	- ns	3-6
^t PZH	Output Enable Time	3.3 5.0	3.0 2.0	9.5 7.0	11.5 8.5	1.5 1.0	13 9.5	ns	3-7
^t PZL	Output Enable Time	3.3 5.0	2.5 2.0	9.0 6.5	11.5 8.5	1.5 1.0	13 9.5	ns	3-8
^t PHZ	Output Disable Time	3.3 5.0	3.0 2.0	10.5 8.0	12.5 11	2.0 2.0	14.5 12.5	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	2.0 1.5	8.0 6.5	11.5 8.5	1.0 1.0	12.5 10	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

			74.	AC	74AC		
Symbol	Parameter	V _{CC} *	T _A = C _L =	+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		*
t _S	Setup Time, HIGH or LOW D _n to CP	3.3 5.0	2.0 1.0	5.5 4.0	6.0 4.5	ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	3.3 5.0	-1.0 0	1.0 1.5	1.0 1.5	ns	3-9
t _W	CP Pulse Width HIGH or LOW	3.3 5.0	4.0 2.5	5.5 4.0	6.0 4.5	ns	3 -6

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT		74	ACT		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0	100	160		90		MHz	3-3
^t PLH .	Propagation Delay CP to O _n	5.0	2.0	8.5	10	2.0	11.5	ns	3-6
^t PHL	Propagation Delay CP to O _n	5.0	2.0	8.0	9.5	1.5	11	ns	3-6
^t PZH	Output Enable Time	5.0	2.0	8.0	9.5	1.5	10.5	ns	3-7
tPZL	Output Enable Time	5.0	1.5	8.0	9.0	1.5	10.5	ns	3-8
tPHZ	Output Disable Time	5.0	1.5	8.5	11.5	1.0	12.5	ns	3-7
tPLZ	Output Disable Time	5.0	1.5	7.0	8.5	1.0	10	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

	·		74/	ACT	74ACT		
Symbol	rmbol Parameter V_{CC}^* $T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$		+25°C 50 pF	$T_{A} = -40^{\circ}C$ $T_{A} = -40^{\circ}C$ $T_{A} = -40^{\circ}C$ $T_{C} = 50^{\circ}C$		Fig. No.	
			Тур	Guarant	eed Minimum	inimum	
t _S	Setup Time, HIGH or LOW D _n to CP	5.0	1.0	7.0	. 8.0	ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	5.0	0	1.5	1.5	ns	3-9
t _W	CP Pulse Width HIGH or LOW	5.0	2.5	7.0	8.0	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V


CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
CPD	Power Dissipation Capacitance	80	pF	$V_{CC} = 5.0 \text{ V}$

MC74AC377 MC74ACT377

OCTAL D FLIP-FLOP WITH **CLOCK ENABLE**

N SUFFIX **CASE 738-03 PLASTIC DW SUFFIX** CASE 751D-03 PLASTIC




Octal D Flip-Flop with Clock Enable

The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flipflop's Q output. The CE input must be stable only one setup time prior to the LOWto-HIGH clock transition for predictable operation.

- Ideal for Addressable Register Applications
- Clock Enable for Address and Data Synchronization Applications
- Eight Edge-Triggered D Flip-Flops
- Buffered Common Clock
- Outputs Source/Sink 24 mA
- See MC74AC273 for Master Reset Version
- See MC74AC373 for Transparent Latch Version
- See MC74AC374 for 3-State Version
- 'ACT377 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

 $D_0 - D_7$ Data Inputs

Clock Enable (Active LOW)

Q₀-Q₇ Data Outputs

Clock Pulse Input

MODE SELECT-FUNCTION TABLE


Operating Mode		Inputs	Outputs	
Operating Wode	СР	CE	Dn	Ωn
Load '1'	7	L	Н	Н
Load '0'	7	L	L	L
Hold (Do Nothing)	χ	H H	X	No Change No Change

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

MC74AC377 ● MC74ACT377

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter		Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	, 1	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)		-0.5 to V _{CC} +0.5	V
Vout	DC Output Voltage (Referenced to GND)		-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin		±20	mA
lout	DC Output Sink/Source Current, per Pin		±50	mA
lcc	DC V _{CC} or GND Current per Output Pin		±50	mA
T _{stg}	Storage Temperature		-65 to +150	°C

^{**}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit	
Vcc	Supply Voltage	'AC	2.0	5.0	6.0		
	Supply Voltage	'ACT	4.5	5.0	5.5	V	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	C Input Voltage, Output Voltage (Ref. to GND)			Vcc	V	
	15 45 A	V _{CC} @ 3.0 V		150			
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V	1	40		ns/V	
	- X	V _{CC} @ 5.5 V	,	25	. ,	1	
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		(
-1/1	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V	
TJ	Junction Temperature (PDIP)				140	°C	
TA	Operating Ambient Temperature Range		- 40	25	85	°C	
ГОН	Output Current — High			7	-24	mA	
loL	Output Current — Low			····	24	mA	

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			. 74	AC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu A$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
liN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	V _I = V _{CC} , GND
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

DC CHARACTERISTICS

			74	ACT	74ACT		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
-			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu A$
		4.5 5.5		3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} -24 mA I _{OH} -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 1 _{OL} 24 mA
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	$V_I = V_{CC}$, GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
lohd	Output Current	5.5			−75 .	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol			74AC						
	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			to +	– 40°C 85°C 50 pF	Units	Fig. No.
		8	Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0	90 140			75 125		MHz	3-3
tPLH	Propagation Delay CP to Q _n	3.3 5.0	3.0 2.0		13 9.0	1.5 1.5	14 10	ns	3-6
tPHL	Propagation Delay CP to Q _n	3.3 5.0	3.5 2.5		13 10	2.0 1.5	14.5 11	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

			74	AC	74AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
		*	Тур	Guarant	eed Minimum	1	
ts	Setup Time, HIGH or LOW Dn to CP	3.3 5.0		5.5 4.0	6.0 4.5	ns	3-9
t _h	Hold Time, HIGH or LOW D _n to CP	3.3 5.0		0 1.0	0 1.0	ns	3-9
ts	Setup Time, HIGH or LOW CE to CP	3.3 5.0		6.0 4.0	7.5 4.5	ns	3-9
th	Hold Time, HIGH or LOW CE to CP	3.3 5.0		0 1.0	0 1.0	ns	3-9
t _w	CP Pulse Width HIGH or LOW	3.3 5.0		5.5 4.0	6.0 4.5	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT		74.	ACT		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.	
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0	140			125		MHz	3-3
^t PLH	Propagation Delay CP to Q _n	5.0	3.0		9.0	2.5	10	ns	3-6
^t PHL	Propagation Delay CP to Q _n	5.0	2.5		10	2.5	11	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

			74ACT		74ACT		
Symbol	Parameter	V _{CC} *	T _A = C _L =	+ 25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guaran	teed Minimum	1	
ts	Setup Time, HIGH or LOW D _n to CP	5.0		4.5	5.5	ns	3-9
t _h	Hold Time, HIGH or LOW D _n to CP	5.0		1.0	1.0	ns	3-9
t _S	Setup Time, HIGH or LOW CE to CP	5.0		4.5	5.5	ns	3-9
th	Hold Time, HIGH or LOW CE to CP	5.0		1.0	1.0	ns	3-9
t _W	CP Pulse Width HIGH or LOW	5.0		4.0	4.5	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0 \text{ V}$
C _{PD}	Power Dissipation Capacitance	90	pF	$V_{CC} = 5.0 V$

5




Parallel D Register with Enable

The MC74AC378/74ACT378 is a 6-bit register with a buffered common Enable. This device is similar to the MC74AC174/74ACT174, but with common Enable rather than common Master Reset.

- 6-Bit High-Speed Parallel Register
- Positive Edge-Triggered D-Type Inputs
- Fully Buffered Common Clock and Enable Inputs
- Outputs Source/Sink 24 mA
- 'ACT378 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

E Enable Input
D₀-D₅ Data Inputs
CP Clock Pulse Input

 Q_0-Q_5 Outputs

TRUTH TABLE

	Inputs		Outputs
Ē	СР	Dn	Q _n
Н	Ţ	Х	No Change
L	٦	Н	Н
L	J	L	L


H = HIGH Voltage Level L = LOW Voltage Level


X = Immaterial

☐ = LOW-to-HIGH Transition

MC74AC378 MC74ACT378

PARALLEL D REGISTER WITH ENABLE






FUNCTIONAL DESCRIPTION

The MC74AC378/74ACT378 consists of six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The Clock (CP) and Enable ($\overline{\mathbb{E}}$) inputs are common to all flip-flops.

When the \overline{E} input is LOW, new data is entered into the register on the LOW-to-HIGH transition of the CP input. When the \overline{E} input is HIGH, the register will retain the present data independent of the CP input.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
l _{in}	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

E

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	. Тур	Max	Unit	
		'AC	2.0	5.0	6.0	V	
VCC	Supply Voltage	'ACT	4.5	5.0	5.5] · '	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	V	
	8	V _{CC} @ 3.0 V		150			
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V	
	AC Devices except deminit inputs	V _{CC} @ 5.5 V		25			
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10	1.1.1	ns/V	
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		115/ V	
TJ	Junction Temperature (PDIP)				140	°C	
TA	Operating Ambient Temperature Range		-40	25	85	°C	
loн	Output Current — High				-24	mA	
loL	Output Current — Low	-			24	mA	

^{1.} V_{In} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{In} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	AC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		W *
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 -2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧ -	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
		3.0 4.5 5.5	0.1	0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}$, GND
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , V_{GND}
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

DC CHARACTERISTICS

			74.	ACT	74ACT		
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
·		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 24 mA 1 _{OL} 24 mA
lIN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , V _{GND} V _O = V _{CC} , GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74AC			
Symbol	Parameter	V _{CC} *		A = +25 C _L = 50 p		to +	−40°C -85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0	125 160			110 145		MHz	3-3
^t PLH	Propagation Delay CP to Q _n	3.3 5.0	2.5 1.5		11 8.0	2.5 1.5	12.5 9.0	ns	3-6
^t PHL	Propagation Delay CP to Q _n	3.3 5.0	2.5 1.5		10.5 7.5	2.5 1.5	11 8.0	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC378 ● MC74ACT378

AC OPERATING REQUIREMENTS

	Symbol Parameter V_{CC}^* $T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$		74	AC	74AC		
Symbol			$ \begin{array}{lll} T_{\mbox{\scriptsize A}} = +25^{\circ}\mbox{\scriptsize C} & T_{\mbox{\scriptsize A}} = -40^{\circ}\mbox{\scriptsize C} \\ C_{\mbox{\scriptsize L}} = 50\mbox{\scriptsize pF} & c_{\mbox{\scriptsize L}} = 50\mbox{\scriptsize pF} \\ \end{array} $		Units	Fig. No.	
			Typ Guarante		eed Minimum		
t _S	Setup Time, HIGH or LOW D _n to CP	3.3 5.0		3.0 2.0	3.5 2.5	ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	3.3 5.0		2.0 2.0	2.0 2.0	ns	3-9
ts	Setup Time, HIGH or LOW E to CP	3.3 5.0		2.0 2.0	2.0 2.0	ns	3-9
th	Hold Time, HIGH or LOW E to CP	3.3 5.0		2.0 2.0	2.0 2.0	ns	3-9
t _w	CP Pulse Width HIGH or LOW	3.3 5.0		4.5 3.5	5.5 4.0	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol				74ACT			ACT		
	Parameter	Vcc* (V)	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0	140			120		MHz	3-3
^t PLH	Propagation Delay CP to Q _n	5.0	2.0		10	1.5	11	ns	3-6
^t PHL	Propagation Delay CP to Qn	5.0	2.0		11	1.5	12	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

			74/	ACT	74ACT				
Symbol	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF		IA = +25°C		$T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 pF$	Units	Fig. No.
					eed Minimum				
t _s	Setup Time, HIGH or LOW D _n to CP	5.0	-0.5	1.0	1.0	ns	3-9		
th	Hold Time, HIGH or LOW D _n to CP	5.0	1.0	1.5	1.5	ns	3-9		
t _s	Setup Time, HIGH or LOW E to CP	5.0	-0.5	1.0	1.0	ns	3-9		
th	Hold Time, HIGH or LOW E to CP	5.0	2.5	3.5	4.0	ns	3-9		
t _W	CP Pulse Width HIGH or LOW	5.0		3.0	3.5	ns	3-6		

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

OAI AOITAIN	<i>,</i> L			
Symbol	Parameter	ter Value Typ		Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
CPD	Power Dissipation Capacitance	28	pF	V _{CC} = 5.0 V

MC74AC521 **MC74ACT521**

8-BIT IDENTITY COMPARATOR

N SUFFIX CASE 738-03 PLASTIC **DW SUFFIX** CASE 751D-03 PLASTIC


20 V_{CC} 19 0_{A=B} 18 B₇ 17 A7 16 B₆ 15 A₆ 14 B₅ 13 A₅ 12 B₄ 11 A₄ GND 10

8-Bit Identity Comparator

The MC74AC521/74ACT521 is an expandable 8-bit comparator. It compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input IA = B also serves as an active LOW enable

- Compares Two 8-Bit Words in 6.5 ns Typ
- Expandable to Any Word Length
- 20-Pin Package
- Outputs Source/Sink 24 mA
- 'ACT521 has TTL-Compatible Inputs

LOGIC SYMBOL



PIN NAMES

A₀-A₇ Word A Inputs

B₀-B₇ Word B Inputs

 $\overline{I}_{A=B}$ Expansion or Enable Input $\overline{O}_{A=B}$ Identity Output


TOUTH TADE

IIIOIII IA	THO THE WALL									
Inp	Outputs									
-ĪA=B	A, B	Ō _{A=B}								
L	A=B*	L								
L	A≠B	. H								
H	A = B*	Н								
Н	A≠B	Н								

H = HIGH Voltage Level

L = LOW Voltage Level $*A_0 = B_0$, $A_1 = B_1$, $A_2 = B_2$, etc.

LOGIC DIAGRAM (MC74AC521/74ACT521)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
l _{out}	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	'AC	2.0	5.0	6.0	.,
VCC	oupply voltage	. 'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	0		Vcc	V	
1		V _{CC} @ 3.0 V		150		
	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
Tj	Junction Temperature (PDIP)				. 140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
ЮН	Output Current — High				-24	mA
loL	Output Current — Low				24	mA

^{1.} V_{In} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.
2. V_{In} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

			74	AC	74AC	Units	
Symbol	Parameter	V _{CC}	T _A =	+ 25°C	T _A = -40°C to +85°C		Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
	,	3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μÅ	$V_I = V_{CC}$, GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

			74.	ACT	74ACT						
Symbol	Parameter	V _{CC} (V)	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions				
		*	Typ Guaranteed Limits		Typ Guaranteed Limits		Typ Guaranteed Limits		Typ Guaranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V				
VIL	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V				
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$				
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -24 mA OH -24 mA				
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	I _{OUT} = 50 μA				
		4.5 5.5	-	0.36 0.36	0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 24 mA I _{OL} 24 mA				
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND				
ΔICCT	Additional Max. I _{CC} /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$				
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max				
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min				
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND				

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC521 • MC74ACT521

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	AC]	
Symbol Parameter		V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
	gr.		Min	Тур	Max	Min	Max		
[†] PLH	Propagation Delay A _n or B _n to $\overline{O}_{A=B}$	3.3 5.0	3.5 2.5		11 8.0	3.0 2.0	12 9.0	ns	3-6
^t PHL	Propagation Delay A _n or B _n to $\overline{O}_{A=B}$	3.3 5.0	4.5 3.0		11.5 8.5	3.5 2.5	12.5 9.0	ns	3-6
^t PLH	Propagation Delay $\overline{I}_{A=B}$ to $\overline{O}_{A=B}$	3.3 5.0	3.0 2.5		8.0 6.0	2.5 2.0	9.0 7.0	ns	3-6
^t PHL	Propagation Delay $\overline{I}_{A=B}$ to $\overline{O}_{A=B}$	3.3 5.0	3.0 2.0		8.0 6.0	2.5 2.0	9.0 7.0	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT			74ACT		Fig. No.
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay A_n or B_n to $\overline{O}_{A=B}$	5.0	3.0		9.0	2.5	9.5	ns	3-6
^t PHL	Propagation Delay A_n or B_n to $\overline{O}_{A=B}$	5.0	3.0		10	2.5	11	ns	3-6
tPLH	Propagation Delay $\bar{I}_{A=B}$ to $\bar{O}_{A=B}$	5.0	2.0		6.5	2.0	7.0	ns	3-6
^t PHL	Propagation Delay $\bar{I}_{A=B}$ to $\bar{O}_{A=B}$	5.0	2.5		7.5	2.0	8.0	ns	3-6


^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions		
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$		
C _{PD}	Power Dissipation Capacitance	40	pF	$V_{CC} = 5.0 V$		


MC74AC521 • MC74ACT521

APPLICATIONS

RIPPLE EXPANSION



PARALLEL EXPANSION



5






Product Preview

Octal Transparent Latch with 3-State Outputs

The MC74AC533/74ACT533 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus output is in the high impedance state. The 'AC/ACT533 is the same as the 'AC/ACT373, except that the outputs are inverted. For description and logic diagram please see the 'AC/ACT373 data sheet.

- Eight Latches in a Single Package
- · 3-State Outputs for Bus Interfacing
- 'ACT533 Has TTL Compatible Inputs
- Inverted Output Version of 'ACT373

LOGIC SYMBOL



PIN NAMES

Data Inputs Dn-D7


Latch Enable Input ŌĒ


Output Enable Input

O₀-O₇ Complementary 3-State Outputs

MC74AC533 **MC74ACT533**

OCTAL TRANSPARENT **LATCH WITH 3-STATE OUTPUTS**





This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
l _{in}	DC Input Current, per Pin	±20	mA
l _{out}	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit	
		'AC	2.0	5.0	6.0	- v	
VCC	Supply Voltage	'ACT	4.5	5.0	. 5.5]	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	V	
		V _{CC} @ 3.0 V		150			
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V	
	Ao Borioco except delimite impate	V _{CC} @ 5.5 V		25			
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V	1.	10		ns/V	
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		IIS/V	
Tj	Junction Temperature (PDIP)	0			140	°C	
TA	Operating Ambient Temperature Range		-40	25	85	°C	
ІОН	Output Current — High	-			-24	mA	
loL	Output Current — Low				24	mA	

[.] V_{in} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

			74	AC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	, v	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
Voн	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	V _I = V _{CC} , GND
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , V_{GND}
lold	†Minimum Dynamic	5.5		0 -	75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5	,	4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

			74.	ACT	74ACT		,
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu A$
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 1 _{OL} 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
loz	Maximum 3-State Current	5.5		± 0.5	±5.0	μΑ	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , V _{GND} V _O = V _{CC} , GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5	-		-75	mA	V _{OHD} = 3.85 V Min
Icc	Maximum Quiescent Supply Current	5.5	-	4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.†Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			$T_A = -40$ °C to +85°C $C_L = 50$ pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay D _n to O _n	3.3 5.0		8.0 5.0				ns	3-5
^t PHL	Propagation Delay D _n to O _n	3.3 5.0		7.0 5.0		,		ns	3-5
^t PLH	Propagation Delay LE to On	3.3 5.0		8.0 5.0				ns	3-6
^t PHL	Propagation Delay LE to \overline{O}_n	3.3 5.0		7.0 5.0				ns	3-6
^t PZH	Output Enable Time	3.3 5.0		6.5 4.5				ns	3-7
^t PZL	Output Enable Time	3.3 5.0		6.0 4.5				ns	3-8
^t PHZ	Output Disable Time	3.3 5.0		7.0 5.0				ns	3-7
tPLZ	Output Disable Time	3.3 5.0		5.0 4.5				ns	3-8

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74AC		74AC		
Symbol	(v) CL = 50 pr		+25°C		Units	Fig. No.	
			Тур	Guaran	teed Minimum		
t _S	Setup Time, HIGH or LOW D _n to LE	3.3 5.0	3.5 2.0			ns	3-9
t _h .	Hold Time, HIGH or LOW D _n to LE	3.3 5.0	- 2.5 - 1.5		т.	ns	3-9
tw	LE Pulse Width, HIGH	3.3 5.0	3.0 2.5			ns	3-6

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	Parameter			74ACT		74/	ACT		
Symbol		V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Мах	Min	Max		
^t PLH	Propagation Delay D _n to O _n	5.0						ns	3-5
^t PHL .	Propagation Delay D_n to \overline{O}_n	5.0						ns	3-5
^t PLH	Propagation Delay LE to On	5.0	-					ns	3-6
^t PHL	Propagation Delay LE to On	5.0						ns	3-6
tPZH	Output Enable Time	5.0						ns	3-7
[†] PZL	Output Enable Time	5.0						ns	3-8
[†] PHZ	Output Disable Time	5.0						ns	3-7
[†] PLZ	Output Disable Time	5.0						ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

	Parameter		74ACT T _A = +25°C C _L = 50 pF		74ACT		Fig.
Symbol		V _{CC} *			T _A = -40°C to +85°C C _L = 50 pF	Units	
			Тур	Guarar	teed Minimum		
t _S	Setup Time, HIGH or LOW Dn to LE	5.0				ns	3-9
th	Hold Time, HIGH or LOW D _n to LE	5.0				ns	3-9
t _W	LE Pulse Width, HIGH	5.0				ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance		pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance		pF	$V_{CC} = 5.0 V$




Product Preview

Octal D-Type Flip-Flop With State-Outputs

The MC74AC534/74ACT534 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) are common to all flip-flops. The 'AC/ACT534 is the same as the 'AC/ACT374 except that the outputs are inverted.

- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- 3-State Outputs for Bus Oriented Applications

LOGIC SYMBOL



PIN NAMES


D₀-D₇ Data Inputs


CP Clock Pulse Input

OE 3-State Output Enable Input Complementary 3-State Outputs

MC74AC534 MC74ACT534

OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS





This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC534 ● MC74ACT534

LOGIC DIAGRAM D7 D5 D₆ D₄ DΩ D₁ D_2 D3 D D D D CP D O 0

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

FUNCTIONAL DESCRIPTION

The MC74AC534/74ACT534 consists of eight edgetriggered flip-flops with individual D-type inputs and 3state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flipflops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW- to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit			
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V			
Vin	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5				
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V			
lin	DC Input Current, per Pin	±20	mA			
lout	DC Output Sink/Source Current, per Pin	±50	mA			
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA			
T _{stq} .	Storage Temperature	- 65 to +150	°C			

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
		'AC	2.0	5.0	6.0	v
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	,
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	0		V _{CC}	V	
		V _{CC} @ 3.0 V		150		
	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
	AC Devices except Schmitt inputs	V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		115/ V
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
ЮН	Output Current — High			1	- 24	mA
lOL	Output Current — Low				24	mA

^{1.} V_{in} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

MC74AC534 ● MC74ACT534

	,		74	1AC	74AC		
Symbol	Parametér	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
***************************************			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*VIN = VIL or VIH - 12 mA IOH - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
loz	Maximum 3-State Current	5.5		± 0.5	± 5.0	μΑ	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , V _{GND} V _O = V _{CC} , GND
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

*Maximum test duration 2.0 ms, one output loaded at a time.

*Note: ||N and ||CC (@ 3.0 V are guaranteed to be less than or equal to the respective limit (@ 5.5 V.V.CC).

			74/	CT	74ACT		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
VIL	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8	0.8 0.8	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
	\$ a	4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA I _{OL} 24 mA
liN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} $V_{O} = V_{CC}$, V_{GND} $V_{O} = V_{CC}$
lOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

				74AC		74	AC		
Symbol	Parameter	V _{CC} *	Ţ	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
f _{max}	Maximum Clock Frequency	3.3 5.0				4		MHz	3-3
^t PLH	Propagation Delay CP to On	3.3 5.0						. ns	3-6
^t PHL	Propagation Delay CP to On	3.3 5.0			-			ns	3-6
^t PZH	Output Enable Time OE to On	3.3 5.0						ns	3-7
tPZL	Output Enable Time OE to On	3.3 5.0			,			ns	3-8
^t PHZ	Output Disable Time OE to On	3.3 5.0						ns	3-7
tPLZ	Output Disable Time OE to On	3.3 5.0		-			,	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			7	4AC	74AC		
Symbol	Parameter			+25°C = 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant			
t _S	Setup Time, HIGH or LOW D _n to CP	3.3 5.0				ns	3-9
t _h	Hold Time, HIGH or LOW D _n to CP	3.3 5.0			:	ns	3-9
t _W	CP Pulse Width HIGH or LOW	3.3 5.0				ns	3-6

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

5

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT		74	ACT	1	
Symbol	Parameter	V _{CC} *		A = +25°		T _A = −40°C to +85°C C _L = 50 pF		Units	Fig. No.
	l .		Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0		100		120		MHz	3-3
^t PLH	Propagation Delay CP to On	5.0	2.5	6.5	11.5	2.0	12.5	ns	3-6
^t PHL	Propagation Delay CP to On	5.0	2.0	6.0	10.5	2.0	12	ns	3-6
^t PZH	Output Enable Time OE to On	5.0	2.5	6.5	12	2.0	12.5	ns	3-7
^t PZL	Output Enable Time OE to On	5.0	2.0	6.0	11	2.0	11.5	ns	3-8
^t PHZ	Output Disable Time OE to On	5.0	1.5	7.0	12.5	1.0	13.5	ns	3-7
^t PLZ	Output Disable Time OE to On	5.0	1.5	5.5	10.5	1.0	10.5	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

***************************************	0		74ACT		74ACT		
Symbol	Parameter	Parameter $ \begin{array}{c c} V_{CC}^* & T_A = +2 \\ (V) & C_L = 50 \end{array} $	+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.	
			Тур	Guaran	teed Minimum		
t _S	Setup Time, HIGH or LOW D _n to CP	5.0	1.0	3.5	4.0	ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	5.0	-1.0	1.0	1.5	ns	3-9
t _W	CP Pulse Width HIGH or LOW	5.0	2.0	3.5	3.5	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance	40	pF	$V_{CC} = 5.0 V$




Octal Buffer/Line Driver with 3-State Outputs

The MC74AC540/74ACT540 and MC74AC541/74ACT541 are octal buffer/line drivers designed to be employed as memory and address drivers, clock drivers and bus oriented transmitter/receivers. The MC74AC541/74ACT541 is a noninverting option of the MC74AC540/74ACT540.


These devices are similar in function to the MC74AC240/74ACT240 and MC74AC244/74ACT244 while providing flow-through architecture (inputs on opposite side from outputs). This pinout arrangement makes these devices especially useful as output ports for microprocessors, allowing ease of layout and greater PC board density.

- 3-State Outputs
- Inputs and Outputs Opposite Side of Package, Allowing Easier Interface to Microprocessors
- Outputs Source/Sink 24 mA
- MC74AC540/74ACT540 Provides Inverted Outputs
- MC74AC541/74ACT541 Provides Noninverted Outputs
- 'ACT540 and 'ACT541 Have TTL Compatible Inputs

MC74AC540/74ACT540



MC74AC541/74ACT541




TRUTH TABLE

	Inputs		Outputs			
ŌE ₁	\overline{OE}_1 \overline{OE}_2		′540	′541		
L	L	Н	L	Н		
Н	Х	Х	Z	Z		
X	Н	Х	Z	Z		
L	L	L	Н	L		

- H = HIGH Voltage Level L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance

MC74AC540 **MC74ACT540** MC74AC541 MC74ACT541

OCTAL BUFFER/LINE DRIVER WITH 3-STATE **OUTPUTS**



Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit	
		'AC	2.0	5.0	6.0	v	
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	\ \ \	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	V	
		V _{CC} @ 3.0 V		150		ns/V	
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40			
		V _{CC} @ 5.5 V		25			
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V	
t _r , t _f	Input Rise and Fall Time (Note 2) 'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		115/ 0	
TJ	Junction Temperature (PDIP)				. 140	°C	
TA	Operating Ambient Temperature Range		-40	25	85	°C	
ГОН	Output Current — High				-24	mA	
loL	Output Current — Low				24	mA	

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

MC74AC540 ● MC74ACT540 ● MC74AC541 ● MC74ACT541

		ĺ	74	IAC	74AC		
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	$I_{OUT} = 50 \mu A$
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
IIN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	V _I = V _{CC} , GND
loz -	Maximum 3-State Current	5.5		± 0.5	± 5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , GND
OLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	. 5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} (3.0 V are guaranteed to be less than or equal to the respective limit (5.5 V V_{CC}.

MC74AC540 ● MC74ACT540 ● MC74AC541 ● MC74ACT541

			74/	ACT	74ACT		
Symbol	Parameter	V _C C (V)	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
	-		Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	v _{OUT} = 0.1 V or v _{CC} - 0.1 V
Vон	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 24 mA IOH - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	$I_{OUT} = 50 \mu A$
		4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA OL 24 mA
I _{IN} .	Maximum Input Leakage Current	5.5	-	±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
loz	Maximum 3-State Current	5.5	-	±0.5	± 5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{O} = V_{CC} , V_{GND}
lOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5	,		-75	mA	V _{OHD} = 3.85 V Min
- Icc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

		į		74AC		74	AC		
Symbol	Parameter	V _{CC} *		Γ _A = +25 C _L = 50 μ		to +	−40°C ⊦85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay Data to Output ('AC540)	3.3 5.0	1.5 1.5	5.5 4.0	7.5 6.0	1.0 1.0	8.0 6.5	ns	3-5
^t PHL	Propagation Delay Data to Output ('AC540)	3.3 5.0	1.5 1.5	5.0 4.0	7.0 5.5	1.0 1.0	7.5 6.0	ns	3-5
^t PZH	Output Enable Time ('AC540)	3.3 5.0	3.0 2.0	8.5 6.5	11 8.5	2.5 2.0	12 9.5	ns	3-7
^t PZL	Output Enable Time ('AC540)	3.3 5.0	2.5 2.0	7.5 6.0	10 7.5	2.0 1.5	11 8.5	ns	3-8
tphz .	Output Disable Time ('AC540)	3.3 5.0	2.5 1.5	8.5 7.5	13 10.5	1.5 1.0	14 11	ns	3-7
^t PLZ	Output Disable Time ('AC540)	3.3 5.0	2.5 1.5	7.0 6.0	10 8.0	2.0 1.5	11 9.0	ns	3-8
^t PLH	Propagation Delay Data to Output ('AC541)	3.3 5.0	2.0 1.5	5.5 4.0	8.0 6.0	1.5 1.0	9.0 6.5	ns	3-5
^t PHL	Propagation Delay Data to Output ('AC541)	3.3 5.0	2.0 1.5	5.5 4.0	8.0 6.0	1.5 1.0	8.5 6.5	ns	3-5
^t PZH	Output Enable Time ('AC541)	3.3 5.0	3.0 2.0	8.0 6.0	11.5 8.5	3.0 1.5	12.5 9.5	ns	3-7
^t PZL	Output Enable Time ('AC541)	3.3 5.0	2.5 1.5	7.0 5.5	10 7.5	2.5 1.0	11.5 8.5	ns	3-8
^t PHZ	Output Disable Time ('AC541)	3.3 5.0	3.5 2.0	9.0 7.0	12.5 9.5	2.5 1.0	14 10.5	ns	3-7
[†] PLZ	Output Disable Time ('AC541)	3.3 5.0	2.5 2.0	6.5 5.5	9.5 7.5	2.0 1.0	10.5 8.5	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC540 • MC74ACT540 • MC74AC541 • MC74ACT541

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)


				74ACT		74/	ACT		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay Data to Output ('ACT540)	5.0	1.0		7.0	1.0	7.5	ns	3-5
tPHL	Propagation Delay Data to Output ('ACT540)	5.0	1.0		8.0	1.0	8.5	ns	3-5
^t PZH	Output Enable Time ('ACT540)	5.0	1.0		10.5	1.0	11.5	ns	3-7
tPZL	Output Enable Time ('ACT540)	5.0	1.0		9.5	1.0	10.5	ns .	3-8
^t PHZ	Output Disable Time ('ACT540)	5.0	1.0		12	1.0	12.5	ns	3-7
[†] PLZ	Output Disable Time ('ACT540)	5.0	1.0		9.0	1.0	10	ns	3-8
^t PLH	Propagation Delay Data to Output ('ACT541)	5.0	1.5		7.0	1.0	7.5	ns	3-5
^t PHL	Propagation Delay Data to Output ('ACT541)	5.0	1.5		8.0	1.0	8.5	ns	3-5
^t PZH	Output Enable Time ('ACT541)	5.0	2.0		10.5	1.0	11.5	ns	3-7
^t PZL	Output Enable Time ('ACT541)	5.0	1.5		9.5	1.0	10.5	ns	3-8
^t PHZ	Output Disable Time ('ACT541)	5.0	2.0		12	1.0	12.5	ns	3-7
tPLZ	Output Disable Time ('ACT541)	5.0	2.0		9.0	1.0	10	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	30	pF	$V_{CC} = 5.0 V$

OCTAL D-TYPE LATCH WITH 3-STATE OUTPUTS






Octal D-Type Latch with 3-State Outputs

The MC74AC563/74ACT563 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable ($\overline{\text{OE}}$) inputs.

The MC74AC563/74ACT563 device is functionally identical to the MC74AC573/74ACT573, but with inverted outputs.

- Inputs and Outputs on Opposite Sides of Package Allowing Easy Interface with Microprocessors
- Useful as Input or Output Port for Microprocessors
- Functionally Identical to MC74AC573/74ACT573 but with Inverted Outputs
- Outputs Source/Sink 24 mA
- 'ACT563 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

D₀-D₇ Data Inputs

LE Latch Enable Input

OE 3-State Output Enable Input

00-07 3-State Latch Outputs

FUNCTIONAL DESCRIPTION

The MC74AC563/74ACT563 contains eight D-type latches with 3-state complementary outputs. When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state buffers are controlled by the Output Enable (OE) input. When $\overline{\text{OE}}$ is LOW, the buffers are in the bi-state mode. When $\overline{\text{OE}}$ is HIGH the buffers are in the high impedance mode but that does not interfere with entering new data into the latches.


FUNCTION TABLE

,r- '	Inputs		Internal	Outputs	Function
ŌĒ	LE	D	a	0	runction
Н	X	Х	X	Z	High Z
н	н	L	• н	z	High Z
н	н	н	L	z	High Z
н	L	Х	NC	Z	Latched
L	н	L	Н	і н	Transparent
L	Н	н	L	L	Transparent
L	L	X	NC	, NC	Latched

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial
Z = High Impedance
NC = No Change

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

INVIINICIAL LE	ATINGO .				
Symbol	Parameter	Value	Unit		
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V		
Vin	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V		
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V		
lin	DC Input Current, per Pin	±20	mA		
lout	DC Output Sink/Source Current, per Pin	±50	mA		
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA		
T _{stq}	Storage Temperature	-65 to +150	°C		

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	'AC	2.0	5.0	6.0	
	Cappily College	'ACT	4.5	5.0	5.5	\ \ \
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	V
	1	V _{CC} @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
· ·		V _{CC} @ 5.5 V		25		
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
1/1	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
ГОН	Output Current — High			-	-24	mA
loL	Output Current — Low			24	mA	

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

			74	AC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
ViH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	·v	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
	a a	3.0 4.5 5.5	*	2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
VOL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA
*		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA IOL 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	V _I = V _{CC} , GND
loz	Maximum 3-State Current	5.5	-	± 0.5	±5.0	μΑ	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , V _{GND} V _O = V _{CC} , GND
lorp	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	VIN = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

			74/	ACT	74ACT		
Symbol	Parameter	V _{CC} (V)	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
Voн	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu A$
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 1 _{OL} 24 mA
lIN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{O} = V_{CC} , V_{GND}
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
lohd	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74.	AC .		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay D _n to O _n	3.3 5.0						ns	3-5
^t PHL	Propagation Delay D _n to O _n	3.3 5.0						ns	3-5
^t PLH	Propagation Delay LE to On	3.3 5.0						ns	3-6
^t PHL	Propagation Delay LE to On	3.3 5.0						ns	3-6
^t PZH .	Output Enable Time	3.3 5.0					0	ns	3-7
tPZL	Output Enable Time	3.3 5.0			-			ns	3-8
tPHZ	Output Disable Time	3.3 5.0						ns	3-7
^t PLZ	Output Disable Time	3.3 5.0						ns	3-8

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

Symbol	Parameter	Vcc* (V)	74	AC	74AC		Fig. No.
				+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	
			Тур	Guarai	nteed Minimum		
t _s	Setup Time, HIGH or LOW D _n to LE	3.3 5.0		*		ns	3-9
th	Hold Time, HIGH or LOW D _n to LE	3.3 5.0				ns	3-9
t _W	LE Pulse Width, HIGH	3.3 5.0				ns	3-6

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT			ACT		
Symbol	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		j
tPLH	Propagation Delay D _n to O _n	5.0	3.0		11.5	2.5	12.5	ns	3-5
^t PHL	Propagation Delay D _n to Ō _n	5.0	3.0	1	10	2.5	11	ns	3-5
^t PLH	Propagation Delay LE to On	5.0	3.0		10.5	2.5	11.5	ns	3-6
^t PHL	Propagation Delay LE to On	5.0	2.5		9.5	2.0	10.5	ns	3-6
^t PZH	Output Enable Time	5.0	2.5		9.0	2.0	10	ns	3-7
^t PZL	Output Enable Time	5.0	2.0		8.5	2.0	9.5	ns	3-8
^t PHZ	Output Disable Time	5.0	3.5		10.5	2.5	11.5	ns	3-7
^t PLZ	Output Disable Time	5.0	2.0		8.0	1.0	8.5	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

Symbol	Parameter		74/	ACT	74ACT		Fig. No.
		V _{CC} *	T _A = C _L =	+25℃ 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	
			Тур	Guarante	eed Minimum		
t _S	Setup Time, HIGH or LOW D _n to LE	5.0		4.0	4.5	ns	3-9
th	Hold Time, HIGH or LOW D _n to LE	5.0		0	0	ns	3-9
t _W	LE Pulse Width, HIGH	5.0		3.0	3.0	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	50	pF	V _{CC} = 5.0 V




Octal D-Type Latch with 3-State Outputs

The MC74AC564/74ACT564 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable $(\overline{\text{OE}})$. The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

The MC74AC564/74ACT564 device is functionally identical to the MC74AC574/74ACT574, but with inverted outputs.

- Inputs and Outputs on Opposite Sides of Package Allowing Easy Interface with Microprocessors
- Useful as Input or Output Port for Microprocessors
- Functionally Identical to MC74AC574/74ACT574 but with Inverted Outputs
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- 'ACT564 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

D₀-D₇ Data Inputs


Clock Pulse Input


OE 3-State Output Enable Input

 $\overline{O}_0 - \overline{O}_7$ 3-State Outputs

MC74AC564 MC74ACT564

OCTAL D-TYPE LATCH WITH 3-STATE OUTPUTS





FUNCTIONAL DESCRIPTION


The MC74AC564/74ACT564 consists of eight edgetriggered flip-flops with individual D-type inputs and 3-state complementary outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When OE is HIGH, the outputs go to the high impedance state. Operation of the $\overline{\text{OE}}$ input does not affect the state of the flip-flops.

FUNCTION TABLE

	- 1	Inputs		Internal	Outputs	
	ŌĒ	СР	D	Q	0	Function
	Н	Н	L	NC	Z	Hold
	Н	Н	н	NC	z	Hold
	Н	7	L	Н	z	Load
ĺ	Н	ſ	Н	L	Z	Load
	L	1	L	н	н	Data Available
	L	7	н	L	L	Data Available
	L	Н	L	NC	NC	No Change in Data
-	L	Н	н	NC	NC	No Change in Data

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance
J = LOW-to-HIGH Transition
NC = No Change

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	- 65 to +150	°C

Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC74AC564 ● MC74ACT564

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc		'AC	2.0	5.0	6.0	V
	Supply Voltage	'ACT	4.5	5.0	5.5	7 '
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to GND)		0		Vcc	V
		V _{CC} @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
	AC Devices except schillt inputs	V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs V _{CC} @ 5.5			8.0		115/ V
Tj	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
loн	Output Current — High				-24	mA
loL	Output Current — Low			24	mA	

^{1.} V_{in} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

			74	AC	74AC		
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA 10L 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , GND
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time. Note: I_{IN} and I_{CC} $\stackrel{(a)}{\sim}$ 3.0 V are guaranteed to be less than or equal to the respective limit $\stackrel{(a)}{\sim}$ 5.5 V V_{CC}.

DC CHARACTERISTICS

•	el Parameter		74	ACT	74ACT		Conditions	
Symbol		V _{CC}	T _A =	+ 25°C	T _A = -40°C to +85°C	Units		
			Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧ .	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$	
		4.5 5.5		3.86 4.86	3.76 4.76	V	$*V_{IN} = V_{IL} \text{ or } V_{IH}$ -24 mA -24 mA	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	$I_{OUT} = 50 \mu\text{A}$	
		4.5 5.5		0.36 0.36	0.44 0.44	V	*VIN = VIL or VIH 24 mA 10L 24 mA	
IIN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	V _I = V _{CC} , GND	
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$	
loz	Maximum 3-State Current	5.5	-	± 0.5	±5.0	μΑ	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , V _{GND} V _O = V _{CC} , GND	
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min	
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND	

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — Soo S

	-			74AC		74	AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		ĺ
f _{max}	Maximum Clock Frequency	3.3 5.0						MHz	3-3
^t PLH	Propagation Delay CP to On	3.3 5.0						ns	3-6
^t PHL	Propagation Delay CP to On	3.3 5.0						ns	3-6
^t PZH	Output Enable Time	3.3 5.0						ns	3-7
^t PZL	Output Enable Time	3.3 5.0						ns	3-8
^t PHZ	Output Disable Time	3.3 5.0						ns	3-7
^t PLZ	Output Disable Time	3.3 5.0					,	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

			74	1AC	74AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
t _s	Setup Time, HIGH or LOW D _n to CP	3.3 5.0		*		ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	3.3 5.0				ns	3-9
t _W	CP Pulse Width HIGH or LOW	3.3 5.0				ns	3-6

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT			ACT		'
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	. Max		
f _{max}	Maximum Clock Frequency	5.0	85			75		MHz	3-3
tPLH	Propagation Delay CP to On	5.0	2.0		10.5	1.5	11.5	ns	3-6
tPHL	Propagation Delay CP to On	5.0	1.5		9.5	1.5	10.5	ns	3-6
tPZH	Output Enable Time	5.0	1.5		9.0	1.5	9.5	ns	3-7
tPZL	Output Enable Time	5.0	1.5		8.5	1.0	9.5	ns	3-8
^t PHZ	Output Disable Time	5.0	1.5		10.5	1.5	11.5	ns	3-7
tPLZ	Output Disable Time	5.0	1.5		8.0	1.0	8.5	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

			74ACT V _{CC} * (V) T _A = +25°C C _L = 50 pF		74ACT	Units	
Symbol	Parameter	V _{CC} *			T _A = -40°C to +85°C C _L = 50 pF		Fig. No.
			Тур	Guarante	ed Minimum		
t _S	Setup Time, HIGH or LOW D _n to CP	5.0		2.5	3.0	ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	5.0		1.0	1.0	ns	3-9
t _W	LE Pulse Width HIGH or LOW	5.0		3.0	3.5	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance	50	pF	$V_{CC} = 5.0 V$



Product Preview


4-Bit Bidirectional Counters with 3-State Outputs


The MC74AC568 and MC74AC569 are fully synchronous, bidirectional counters with 3-state outputs. The MC74AC568 is a BCD decade counter; the MC74AC569 is a modulo 16 binary counter. They feature preset capability for programmable operation, carry lookahead for easy cascading, and a U/\overline{D} input to control the direction of counting. For maximum flexibility there are both synchronous and master asynchronous reset inputs as well as both Clocked Carry (CC) and Terminal Count (TC) outputs. All state changes except Master Reset are initiated by the rising edge of the clock. A HIGH signal on the Output Enable (OE) input forces the output buffers into the high-impedance state but does not prevent counting, resetting or parallel

- Synchronous Counting and Loading
- Lookahead Carry Capability for Easy Cascading
- Preset Capability for Programmable Operation
- 3-State Outputs for Bus Organized Systems
- Outputs Source/Sink 24 mA
- Synchronous and Asynchronous Resets


MC74AC568 MC74AC569

> 4-BIT BIDIRECTIONAL COUNTERS WITH **3-STATE OUTPUTS**





LOGIC SYMBOL




PIN NAMES

Po-P3 Parallel Data Inputs CEP Count Enable Parallel Input CET Count Enable Trickle Input CP Clock Pulse Input PE Parallel Enable Input U/D Up/Down Count Control Input ŌE Output Enable Input MR Master Reset Input SR Synchronous Reset Input O₀-O₃ 3-State Parallel Data Outputs ΤČ **Terminal Count Output Clocked Carry Output**


This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

Logic Diagram ('AC568)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.


Logic Diagram ('AC569)




Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

5

STATE DIAGRAMS





LOGIC EQUATIONS:

Count Enable = $\overline{CEP} \cdot \overline{CET} \cdot PE$

Up ('AC668): $\overrightarrow{TC} = Q_0 \cdot \overrightarrow{Q_1} \cdot \overrightarrow{Q_2} \cdot Q_3 \cdot (Up) \cdot \overrightarrow{CET}$ ('AC668): $\overrightarrow{TC} = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (Up) \cdot \overrightarrow{CET}$ Down (Both): $\overrightarrow{TC} = \overrightarrow{Q_0} \cdot \overrightarrow{Q_1} \cdot \overrightarrow{Q_2} \cdot \overrightarrow{Q_3} \cdot (Down) \cdot \overrightarrow{CET}$

FUNCTIONAL DESCRIPTION

The MC74AC568 counts modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) it will increment to 0 (LLLL) in the Up mode; in Down mode it will decrement from 0 to 9. The MC74AC569 counts in the modulo-16 binary sequence. From state 15 it will increment to state 0 in the Up mode; in the Down mode it will decrement from 0 to 15. The clock inputs of all flip-flops are driven in parallel through a clock buffer. All state changes (except due Master Reset) occur synchronously with the LOW-to-HIGH transition of the Clock Pulse (CP) input signal.

The circuits have five fundamental modes of operation, in order of precedence; asynchronous reset, synchronous reset, parallel load, count and hold. Five control inputs — Master Reset (MR), Synchronous Reset (SR), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) — plus the Up/Down (U/D) input determine the mode of operation, as shown in the Mode Select Table. A LOW signal on $\overline{\text{MR}}$ overrides all other inputs and asynchronously forces the flip-flop Q outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows the Q outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With MR, SR and PE HIGH, CEP and CET permit counting when both are LOW. Conversely, a HIGH signal on either CEP or CET inhibits counting.

the MC74AC568 and MC74AC569 use edge-triggered flip-flops and changing the SR, PE, CEP, CET or U/D inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally HIGH and goes LOW providing CET is LOW, when the counter reaches zero in the Down mode, or reaches maximum (9 for the MC74AC568, 15 for the MC74AC569) in the Up mode. TC will then remain LOW until a state change occurs, whether by counting or presetting, or until U/D or CET is changed. To implement synchronous multistage counters, the connections between the TC output and the CEP and CET inputs can provide either slow or fast carry propagation. Figure a shows the connections for simple ripple carry, in which the clock period must be longer than the CP to TC delay of the first stage, plus the cumulative CET to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure b are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 10 (MC74AC568) or 16

(MC74AC569) clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to TC delay of the first stage plus the CEP to CP

setup time of the last stage. The \overline{TC} output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters. For such applications, the Clocked Carry (CC) output is pro-

vided. The CC output is normally HIGH. When SR and PE are HIGH, and CEP, CET and TC are LOW, the CC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again, as shown in the CC Truth Table. When the Output Enable (OE) is LOW, the parallel data outputs O₀-O₃ are active and follow the flip-flop Q outputs. A HIGH signal on $\overline{\text{OE}}$ forces O_0-O_3 to the high-Z state but does not prevent counting, loading or resetting.

MODE SELECT TABLE

		Inp	Operating			
MR	SR	PE	CEP	CET	U/D	Mode
L	Х	Х	Х	Х	Х	Asynchronous Reset
H	L	Х	X	Х	X	Synchronous Reset
Н	Н	L	Х	X	×	Parallel Load
н	Н	н	н	х	x	Hold
H	Н	Н	Х	Н	Х	Hold
H	Н	н	L	L	н	Count Up
Н	Н	Н	L	L	,L	Count Down

H = HIGH Voltage Level

X = Immaterial

CC TRUTH TABLE

		Output				
SR	PE	CEP	CET	TC*	СР	CC
L	Х	Х	Х	Х	Х	Н
X	L	X	Х	Х	x	н
X	X	н	Х	Х	X	Н
X	X	Х	н	Х	Х	Н
X	Х	Х	Х	Н	х	H
Н	Н	L	L	L	ᇺ	. 75

* = TC is generated internally

H = HIGH Voltage Level L = LOW Voltage Level

Figure a. Multistage Counter with Ripple Carry





Figure b. Multistage Counter with Lookahead Carry



L = LOW Voltage Level

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	>
l _{in}	DC Input Current, per Pin	±20	mA
l _{out}	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
		'AC	2.0	5.0	6.0	V
VCC	Supply Voltage	'ACT	4.5	5.0	6.0 5.5 VCC]
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to 0	GND)	0		Vcc	V
		V _{CC} @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1)	V _{CC} @ 4.5 V		40		ns/V
	AC Devices except Schmitt Inputs	V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		115/ V
TJ	Junction Temperature (PDIP)	1			140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
ЮН	Output Current — High				- 24	mA
loL	Output Current — Low				24	mA

^{1.} V_{in} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

			V _{CC} (V) T _A = +25°C		74AC			
Symbol	Parameter				T _A = -40°C to +85°C	Units	Conditions	
		- 0	Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	· V	$I_{OUT} = -50 \mu A$	
	·	3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA	
VOL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA	
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	. V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA	
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND	
loz	Maximum 3-State Current	5.5		±0.5	± 5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , GND	
lold	†Minimum Dynamic	5.5			75	, mA	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			_ 75 _	mA	V _{OHD} = 3.85 V Min	
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND	

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

		V _{CC} *		74AC		74	AC		
Symbol	Parameter		T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
f _{max}	Maximum Clock Frequency	3.3 5.0						MHz	3-3
tPLH	Propagation Delay CP to O _n (PE HIGH or LOW)	3.3 5.0	r					ns	3-6
^t PHL	Propagation Delay CP to O _n (PE HIGH or LOW)	3.3 5.0	:					ns	3-6
tPLH	Propagation Delay CP to TC	3.3 5.0						ns	3-6
^t PHL	Propagation Delay CP to TC	3.3 5.0						ns	3-6
tPLH	Propagation Delay CET to TC	3.3 5.0					,	ns	3-6
^t PHL	Propagation Delay CET to TC	3.3 5.0						ns	3-6
tPLH	Propagation Delay U/D to TC ('568)	3.3 5.0					-	ns	3-6
tPHL	Propagation Delay U/D to TC ('568)	3.3 5.0		*			00	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS - continued (For Figures and Waveforms - See Section 3)

				74AC		74	IAC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay U/D to TC ('569)	3.3 5.0						ns	3-6
^t PHL	Propagation Delay U/D to TC ('569)	3.3 5.0						ns	3-6
^t PLH	Propagation Delay CP to CC	3.3 5.0						ns	3-6
^t PHL	Propagation Delay CP to CC	3.3 5.0						ns	3-6
^t PLH	Propagation Delay CEP or CET to CC	3.3 5.0	-					ns	3-6
^t PHL	Propagation Delay CEP or CET to CC	3.3 5.0						ns	3-6
^t PHL	Propagation Delay MR to On	3.3 5.0						ns	3-6
^t PZH	Output Enable Time OE to On	3.3 5.0				7		ns	3-7
^t PZL	Output Enable Time OE to On	3.3 5.0						ns	3-8
^t PHZ	Output Disable Time OE to On	3.3 5.0						ns	3-7
^t PZL	Output Disable Time OE to On	3.3 5.0						ns	3-8

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74	AC	74AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guara	nteed Minimum		
ts	Setup Time, HIGH or LOW P _n to CP	3.3 5.0				ns	3-9
th	Hold Time, HIGH or LOW P _n to CP	3.3 5.0				ns	3-9
t _S	Setup Time, HIGH or LOW CEP or CET to CP	3.3 5.0				ns	3-9
th	Hold Time, HIGH or LOW CEP or CET to CP	3.3 5.0				ns	3-9
t _S	Setup Time, HIGH or LOW PE to CP	3.3 5.0				ns	3-9
t _h	Hold Time, HIGH or LOW PE to CP	3.3 5.0				ns	3-9
ts	Setup Time, HIGH or LOW U/\overline{D} to CP ('568)	3.3 5.0				ns	3-9
ts	Setup Time, HIGH or LOW U/\overline{D} to CP ('569)	3.3 5.0				ns	3-9
t _h	Hold Time, HIGH or LOW U/D to CP	3.3 5.0				ns	3-9
t _S	Setup Time, HIGH or LOW SR to CP	3.3 5.0				ns	3-9
th	Hold Time, HIGH or LOW SR to CP	3.3 5.0				ns	3-9
t _w	CP Pulse Width HIGH or LOW	3.3 5.0				ns	3-6
t _W	MR Pulse Width, LOW	3.3 5.0				ns	3-6
t _{rec}	MR Recovery Time	3.3 5.0				ns	3-9

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance		pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance		pF	$V_{CC} = 5.0 V$


Octal D-Type Latch with 3-State Outputs

The MC74AC573/74ACT573 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (OE) inputs.

The MC74AC573/74ACT573 is functionally identical to the MC74AC373/74ACT373 but has inputs and outputs on opposite sides.

- Inputs and Outputs on Opposite Sides of Package Allowing Easy Interface with Microprocessors
- Useful as Input or Output Port for Microprocessors
- Functionally Identical to MC74AC373/74ACT373
- · 3-State Outputs for Bus Interfacing
- Outputs Source/Sink 24 mA
- 'ACT573 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

D₀-D₇ Data Inputs

LE Latch Enable Input

ŌE 3-State Output Enable Input

On-O7 3-State Latch Outputs

TRUTH TABLE

	Inputs		Outputs
ŌĒ	LE	D	On
L	Н	н	Н
L	Н	L	н
L	L	X	00
Н	X	X	Z

H = HIGH Voltage Level

L = LOW Voltage Level Z = High Impedance


X = Immaterial

O₀ = Previous O₀ before LOW-to-HIGH Transition of Clock

MC74AC573 **MC74ACT573**

OCTAL D-TYPE LATCH WITH 3-STATE OUTPUTS






MC74AC573 • MC74ACT573

FUNCTIONAL DESCRIPTION

The MC74AC573/74ACT573 contains eight D-type latches with 3-state output buffers. When the Latch Enable (LE) input is HIGH, data on the $D_{\rm n}$ inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time

preceding the HIGH-to-LOW transition of LE. The 3-state buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are enabled. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA -
T _{stq}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC74AC573 • MC74ACT573

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	'AC	2.0	5.0	6.0	.,
VCC	Supply Voltage	'ACT	4.5	5.0	5.5 VCC	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	V
		V _{CC} @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
	and a second sec	V _{CC} (a: 5.5 V		25		
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} (@ 4.5 V		10		
प [,] प	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
TJ	Junction Temperature (PDIP)				140	
T_A	Operating Ambient Temperature Range		-40	25	85	°C
loн	Output Current — High				- 24	mA
loL	Output Current — Low				24	mA

^{1.} V_{in} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

			74	AC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	or ACC - 0.1 A
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu A$
	-	3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA IOL 24 mA 24 mA
ΙΝ	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	V _I = V _{CC} , GND
loz	Maximum 3-State Current	5.5		± 0.5	± 5.0	μΑ	$ \begin{aligned} & V_{I} \text{ (OE)} = V_{IL}, V_{IH} \\ & V_{I} = V_{CC}, V_{GND} \\ & V_{O} = V_{CC}, \text{ GND} \end{aligned} $
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			– 75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: |_{|N} and |_{CC} (a 3.0 V are guaranteed to be less than or equal to the respective limit (a 5.5 V V_{CC}.

MC74AC573 • MC74ACT573

DC CHARACTERISTICS

			74	ACT	74ACT		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
	0		Тур	Gua	ranteed Limits		*
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
٠		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 24 mA I _{OH} - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	I _{OUT} = 50 μA
	-	4.5 5.5	-	0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA I _{OL} 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}$, GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , V_{GND}
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
lohd	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.†Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} *	Τ.	A = +25 CL = 50 p	°C F	T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
	,		Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay D _n to O _n	3.3 5.0						ns	3-5
tPHL _.	Propagation Delay D _n to O _n	3.3 5.0				:		ns	3-5
^t PLH	Propagation Delay LE to O _n	3.3 5.0	5					ns	3-6
^t PHL	Propagation Delay LE to On	3.3 5.0					-	ns	3-6
^t PZH	Output Enable Time	3.3 5.0						ns	3-7
tPZL	Output Enable Time	3.3 5.0						ns	3-8
^t PHZ	Output Disable Time	3.3 5.0						ns	3-7
^t PLZ	Output Disable Time	3.3 5.0					*	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

	0 .		74	IAC	74AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guara	nteed Minimum	Ī	
t _S	Setup Time, HIGH or LOW D _n to LE	3.3 5.0				ns	3-9
th	Hold Time, HIGH or LOW D _n to LE	3.3 5.0			,	ns	3-9
t _W	LE Pulse Width, HIGH	3.3 5.0		,		ns	3-6

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

$\begin{tabular}{ll} \bf AC\ CHARACTERISTICS\ (For\ Figures\ and\ Waveforms\ --\ See\ Section\ 3) \end{tabular}$

				74ACT		74	ACT		
Symbol	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
	*		Min	Тур	Max	Min	Max		7
^t PLH	Propagation Delay D _n to O _n	5.0	2.5	-	10.5	2.0	12	ns	3-5
^t PHL	Propagation Delay D _n to O _n	5.0	2.5		10.5	2.0	12	ns	3-5
^t PLH	Propagation Delay LE to O _n	5.0	3.0		10.5	2.5	12	ns	3-6
^t PHL	Propagation Delay LE to O _n	5.0	2.5		9.5	2.0	10.5	ns	3-6
^t PZH	Output Enable Time	5.0	2.0		10	1.5	11	ns	3-7
^t PZL	Output Enable Time	5.0	1.5	-	9.5	1.5	10.5	ns	3-8
^t PHZ	Output Disable Time	5.0	2.5		11	1.5	12.5	ns	3-7
^t PLZ	Output Disable Time	5.0	1.5		8.5	1.0	9.5	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

	-:		74/	ACT	74ACT		Fig. No.
Symbol	Parameter	V _{CC} *		+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	
			Тур	Guarant	eed Minimum		
t _s	Setup Time, HIGH or LOW D _n to LE	5.0	-	3.0	3.5	·ns	3-9
th	Hold Time, HIGH or LOW D _n to LE	5.0	' 1	0	0	ns	3-9
tw	LE Pulse Width, HIGH	5.0		3.5	4.0	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	5.0	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	25	pF	V _{CC} = 5.0 V

=






Octal D-Type Flip-Flop with 3-State Outputs

The MC74AC574/74ACT574 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable $(\overline{\text{OE}})$. The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

The MC74AC574/74ACT574 is functionally identical to the MC74AC374/74ACT374 except for the pinouts.

- Inputs and Outputs on Opposite Sides of Package Allowing Easy Interface with Microprocessors
- Useful as Input or Output Port for Microprocessors
- Functionally Identical to MC74AC374/74ACT374
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- 'ACT574 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

D₀-D₇ Data Inputs

CP Clock Pulse Input


OE 3-State Output Enable Input

O₀-O₇ 3-State Outputs

MC74AC574 MC74ACT574

OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS





FUNCTIONAL DESCRIPTION

The MC74AC574/74ACT574 consists of eight edgetriggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flipflops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOWto-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops.

FUNCTION TABLE

- 1	nput	s	Internal	Outputs	Francis -
ŌĒ	СР	D	Q	On	Function
Н	Н	Ĺ	NC	Z	Hold
H	Н	Н	NC	Z	Hold
H	1	L	L	Z	Load
Н	7	Н	Н	Z	Load
L	7	L	L	L	Data Available
L	┚	Н	Н,	н	Data Available
L	Н	L	NC	NC	No Change in Data
L	Н	Н	NC	NC	No Change in Data


H = HIGH Voltage Level

L = LOW Voltage Level

Z = Immaterial
Z = High Impedance
J = LOW-to-HIGH Clock Transition

NC = No Change

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	± 50	mA
T _{stg}	Storage Temperature	- 65 to + 150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC74AC574 • MC74ACT574

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
		'AC	2.0	5.0	6.0	.,,
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	· V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	٧
		V _{CC} @ 3.0 V		150		
	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
	AC Devices except Schille inputs	V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		115/ V
Tj	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range	- 40	25	85	°C	
ГОН	Output Current — High		-		-24	mA
loL	Output Current — Low			24	mA	

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

-X-			74AC 74AC				
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
a. ,			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
Voн	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu A$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
VoL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	v .	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND
loz -	Maximum 3-State Current	5.5		± 0.5	± 5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , V_{GND}
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
ICC	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC574 ● MC74ACT574

DC CHARACTERISTICS

			74	ACT	74ACT			
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	$V_{OUT} = 0.1 \text{ V}$ or $V_{CC} - 0.1 \text{ V}$	
VIL	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu A$	
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} 24 mA 24 mA	
v_{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	_V	I _{OUT} = 50 μA	
	- (-	4.5 5.5		0.36 0.36	0.44 0.44	V	*VIN = VIL or VIH 24 mA IOL 24 mA	
IN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	V _I = V _{CC} , GND	
Δ ICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$	
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , V_{CC}	
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min	
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μA	V _{IN} = V _{CC} or GND	

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0	75 95			60 85		MHz	3-3
^t PLH	Propagation Delay CP to On	3.3 5.0	3.5 2.0		13.5 9.5	3.5 2.0	15 11	ns	3-6
^t PHL	Propagation Delay CP to On	3.3 5.0	3.5 2.0		12 8.5	3.5 2.0	13.5 9.5	ns	3-6
^t PZH	Output Enable Time	3.3 5.0	2.5 2.0		11 8.5	2.5 2.0	12 9.0	ns	3-7
^t PZL	Output Enable Time	3.3 5.0	3.0 1.5		10.5 8.0	3.5 2.0	11.5 9.0	ns	3-8
^t PHZ	Output Disable Time	3.3 5.0	4.0 2.0		12 9.5	4.5 2.0	13 10.5	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	2.0 1.5		9.0 7.5	2.5 1.5	10 8.5	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC574 ● MC74ACT574

AC OPERATING REQUIREMENTS

	Parameter		74.	AC	74AC		Fig. No.
Symbol		V _{CC} *	TA = CL =	+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	
			Тур	Guarant	eed Minimum		
t _S	Setup Time, HIGH or LOW D _n to CP	3.3 5.0	-	2.5 1.5	3.0 2.0	ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	3.3 5.0		1.5 1.5	1.5 1.5	ns	3-9
t _W	CP Pulse Width HIGH or LOW	3.3 5.0		6.0 4.0	7.0 5.0	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

- Ann.	_			74ACT		74/	ACT		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0	100			85		ns	3-3
^t PLH	Propagation Delay CP to O _n	5.0	2.5		11	2.0	12	ns	3-6
^t PHL	Propagation Delay CP to O _n	5.0	2.0		10	1.5	11	ns	3-6
^t PZH	Output Enable Time	5.0	2.0		9.5	1.5	10	ns	3-7
tPZL	Output Enable Time	5.0	2.0		9.0	1.5	10	ns	3-8
tPHZ	Output Disable Time	5.0	2.0		10.5	1.5	11.5	ns	3-7
tPLZ ·	Output Disable Time	5.0	2.0		8.5	1.5	9.0	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

			74/	ACT	74ACT		
Symbol	Parameter	V _{CC} *	T _A = C _L =	+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
t _S	Setup Time, HIGH or LOW D _n to CP	5.0		2.5	2.5	ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	5.0		1.0	1.0	ns	3-9
t _w	CP Pulse Width HIGH or LOW	5.0		3.0	4.0	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	40	pF	V _{CC} = 5.0 V

Octal Bidirectional Transceiver with 3-State Outputs

The MC74AC620/74ACT620 octal bus transceiver is designed for asynchronous two-way communication between data buses. The device transmits data from bus \overline{A} to bus B when $T/\overline{R}=HIGH$, or from bus \overline{B} to bus A when $T/\overline{R}=LOW$. The enable input can be used to disable the device so the buses are effectively isolated.

- Bidirectional Data Path
- A and B Outputs Sink 24 mA/Source −24 mA
- 'ACT620 Has TTL Compatible Inputs

PIN NAMES

A₀-A₇ Side A Inputs or 3-State Outputs

GAB Enable B Outputs

GBA Enable A Outputs

B₀-B₇ Side B Inputs or 3-State Outputs


TRUTH TABLE


GAB	GBA	Applied Inputs	Valid Direction I/P→O/P	Output
Н	Н	Н	Ā to B	L
Н	н	L	A to B	· H
L	L	Н	B̄ to A	L
L	L	L	B̄ to A	Н

H = HIGH Voltage Level L = LOW Voltage Level MC74ACT620

MC74AC620

OCTAL BIDIRECTIONAL TRANSCEIVER WITH 3-STATE OUTPUTS





5

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	- v
lin	DC Input Current, per Pin	± 20	mA
l _{out}	DC Output Sink/Source Current, per Pin	±50	mA.
lcc	DC V _{CC} or GND Current per Output Pin	± 50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
30 -		'AC	2.0	5.0	6.0	V
VCC	Supply Voltage	'ACT	4.5	5.0	5.5] ,
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	V -
		V _{CC} @ 3.0 V		150		
t _r , t _f	f Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		115/ V
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
loн	Output Current — High				-24	mA
loL	Output Current — Low				24	mA

^{1.} $V_{\rm in}$ from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. $V_{\rm in}$ from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

MC74AC620 • MC74ACT620

DC CHARACTERISTICS

			74	IAC	74AC		
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu A$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} -12 mA I _{OH} -24 mA -24 mA
VOL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
l _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , V _{GND} V _O = V _{CC} , GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Mir
lcc	Maximum Quiescent Supply Current ed; thresholds on input associated	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

*All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time. Note: I_{N} and I_{CC} (3.0 V are guaranteed to be less than or equal to the respective limit (6.5 V V $_{CC}$.

	×		74	ACT	74ACT				
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions		
			Тур	Gua	ranteed Limits				
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V		
V _{IL}	Maximum Low Level	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$		
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu A$		
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 24 mA I _{OH} - 24 mA		
VOL	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA		
		4.5 5.5		0.36 0.36	0.44 0.44	v	*V _{IN} = V _{IL} or V _{IH} 24 mA 1 _{OL} 24 mA		
lIN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND		
ΔICCT	Additional Max. Icc/Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1 V$		
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND}		
lOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max		
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min		
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND		

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC620 • MC74ACT620

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			$T_A = -40^{\circ}C$ to $+85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
			Min	Тур	Max	Min	Max]	
^t PLH	Propagation Delay A _n to B _n or B _n to A _n	3.3 5.0	1.5 1.5	5.0 3.5	8.5 6.5	1.0 1.0	9.5 7.5	ns	3-5
^t PHL	Propagation Delay A _n to B _n or B _n to A _n	3.3 5.0	1.5 1.5	5.0 3.5	8.5 6.0	1.0 1.0	9.5 7.0	ns	3-5
^t PZH	Output Enable Time	3.3 5.0	2.5 1.5	8.0 6.0	11.5 8.5	2.0 1.0	13.0 9.5	ns	3-7
^t PZL	Output Enable Time	3.3 5.0	2.5 1.5	8.5 6.5	12.0 9.0	2.0 1.0	13.5 10.0	ns	3-8
^t PHZ	Output Disable Time	3.3 5.0	2.0 1.5	8.0 6.0	12.0 9.0	1.0 1.0	13.0 10.0	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	2.0 1.5	8.5 6.5	12.0 9.0	1.5 1.0	13.0 10.0	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

$\begin{tabular}{ll} \bf AC\ CHARACTERISTICS\ (For\ Figures\ and\ Waveforms -- See\ Section\ 3) \end{tabular}$

	0.0			74ACT		74	ACT		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
1 1			Min	Тур	Max	Min	Max		
tPLH	Propagation Delay A _n to B _n or B _n to A _n	5.0	1.5	3.5	7.5	1.0	8.5	ns	3-5
tPHL	Propagation Delay A _n to B _n or B _n to A _n	5.0	1.5	3.5	8.0	1.0	9.0	ns	3-5
^t PZH	Output Enable Time	5.0	1.5	6.0	10.0	1.0	11.0	ns	3-7
^t PZL	Output Enable Time	5.0	1.5	6.5	10.0	1.0	12.0	ns	3-8
^t PHZ	Output Disable Time	5.0	1.5	6.0	10.0	1.0	11.0	ns	3-7
^t PLZ	Output Disable Time	5.0	1.5	6.5	10.0	1.0	11.0	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{I/O}	Input/Output Capacitance	15	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	45	pF	V _{CC} = 5.0 V



Octal Bidirectional Transceiver with 3-State Outputs

The MC74AC623/74ACT623 octal bus transceiver is designed for asynchronous two-way communication between data buses. The device transmits data from bus A to bus B when $T/\overline{R}=HIGH$, or from bus B to bus A when $T/\overline{R}=LOW$. The enable input can be used to disable the device so the buses are effectively isolated.

- Bidirectional Data Path
- A and B Outputs Sink 24 mA/Source −24 mA
- 'ACT623 Has TTL Compatible Inputs

PIN NAMES

A₀-A₇ Side A Inputs or 3-State Outputs

GAB Enable B Outputs

GBA Enable A Outputs

B₀-B₇ Side B Inputs or 3-State Outputs


TRUTH TABLE


GAB	GBA	Applied Inputs	Valid Direction I/P→O/P	Output
Н	Н	Н	A to B	Н
Н	Н	L	A to B	L
L	L	Н	B to A	Н
L	L	L	B to A	L

H = HIGH Voltage Level L = LOW Voltage Level

MC74AC623 MC74ACT623

OCTAL BIDIRECTIONAL TRANSCEIVER WITH 3-STATE OUTPUTS





MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	· mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	'AC	2.0	5.0	6.0	,,
	Supply Voltage	'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to GND)		0		Vcc	V
t _r , t _f		V _{CC} @ 3.0 V		150		
	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
47.4	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
TJ	Junction Temperature (PDIP)				140	°C
Тд	Operating Ambient Temperature Range		-40	25	85	°C
^І ОН	Output Current — High				-24	mA
loL	Output Current — Low			11.0	24	mA

^{1.} Vin from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.
2. Vin from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

MC74AC623 • MC74ACT623

			74	AC	74AC			
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$IOUT = -50 \mu\text{A}$	
		3.0 - 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA	
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	$I_{OUT} = 50 \mu\text{A}$	
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA	
ΙΝ	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}$, GND	
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	$ \begin{array}{c} V_{I}\left(OE\right) = V_{IL}, V_{IH} \\ V_{I} = V_{CC}, V_{GND} \\ V_{O} = V_{CC}, GND \end{array} $	
OLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min	
Icc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	$V_{IN} = V_{CC}$ or GND	

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

			74.	ACT	74ACT			
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions	
		1	Тур	Gua	ranteed Limits			
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	8.0 8.0	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$	
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -24 mA -24 mA	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0,1	0.1 0.1	V	I _{OUT} = 50 μA	
		4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 1 _{OL} 24 mA	
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND	
Δ ICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$	
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , V _{GND} V _O = V _{CC} , GND	
IOLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max	
lohd ,	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min	
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND	

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC623 • MC74ACT623

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} *	CC* TA = +25°C CL = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	- 1 1	
^t PLH	Propagation Delay An to Bn or Bn to An	3.3 5.0	1.5 1.5	5.0 3.5	8.5 6.5	1.0 1.0	9.5 7.5	ns	3-5
^t PHL	Propagation Delay An to Bn or Bn to An	3.3 5.0	1.5 1.5	5.0 3.5	8.5 6.0	1.0 1.0	9.5 7.0	ns	3-5
tPZH	Output Enable Time	-3.3 5.0	2.5 1.5	8.0 6.0	11.5 8.5	2.0 1.0	13.0 9.5	ns	3-7
^t PZL	Output Enable Time	3.3 5.0	2.5 1.5	8.5 6.5	12.0 9.0	2.0 1.0	13.5 10.0	ns	, 3-8
^t PHZ	Output Disable Time	3.3 5.0	2.0 1.5	8.0 6.0	12.0 9.0	1.0 1.0	13.0 10.0	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	2.0 1.5	8.5 6.5	12.0 9.0	1.5 1.0	13.0 10.0	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	,		74ACT TA = +25°C CL = 50 pF			74ACT T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
Symbol	Parameter	V _{CC} * (V)							
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay A _n to B _n or B _n to A _n	5.0	1.5	3.5	7.5	1.0	8.5	ns	3-5
tPHL	Propagation Delay A _n to B _n or B _n to A _n	5.0	1.5	3.5	8.0	1.0	9.0	ns	3-5
tPZH	Output Enable Time	5.0	1.5	6.0	10.0	1.0	11.0	ns	3-7
tPZL	Output Enable Time	5.0	1.5	6.5	10.0	1.0	12.0	ns	3-8
tPHZ	Output Disable Time	5.0	1.5	6.0	10.0	1.0	11.0	ns	3-7
tPLZ	Output Disable Time	5.0	1.5	6.5	10.0	1.0	11.0	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

AI ACITAIN	L			
Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{I/O}	Input/Output Capacitance	15.0	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	60	pF	$V_{CC} = 5.0 V$



Octal Bidirectional Transceiver with 3-State Outputs

The MC74AC640/74ACT640 octal bus transceiver is designed for asynchronous two-way communication between data buses. The device transmits data from bus \overline{A} to bus B when $\overline{I/R} = HIGH$, or from bus \overline{B} to bus A when $\overline{I/R} = LOW$. The enable input can be used to disable the device so the buses are effectively isolated.

- Bidirectional Data Path
- A and B Outputs Sink 24 mA/Source -24 mA
- 'ACT640 Has TTL Compatible Inputs

PIN NAMES

A₀-A₇ Side A Inputs or 3-State Outputs
OE Output Enable Input

Output Enable Input T/R Transmit/Receive Input

Bn-B7 Side B Inputs or 3-State Outputs

TRUTH TABLE

ŌĒ	T/R	Applied Inputs	Valid Direction I/P→O/P	Output
Н	X	X	Х	х
L ·	Н	Н	Ā to B	L
L	Н	L	Ā to B	н
L	L	Н	B to A	L
L	L	L	B̄ to A	н

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

MC74AC640 **MC74ACT640**

OCTAL BIDIRECTIONAL TRANSCEIVER WITH **3-STATE OUTPUTS**





MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Sink/Source Current, per Pin	± 50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
		'AC	2.0	5.0	6.0	v
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	•
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to GND)		0		V _{CC}	V
		V _{CC} @ 3.0 V	150	150		ns/V
	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		
		V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		. 113/ V
Tj	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
loн	Output Current — High				-24	mA
loL .	Output Current — Low				24	mA

^{1.} V_{in} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

MC74AC640 • MC74ACT640

-	Parameter		74	4AC	74AC		
Symbol		V _{CC} (V)	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
Vон	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	v	$I_{OUT} = -50 \mu A$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
VOL	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	$I_{OUT} = 50 \mu A$
	-	3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	$V_I = V_{CC}$, GND
loz	Maximum 3-State Current	5.5		± 0.5	± 5.0	μΑ	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , V _{GND} V _O = V _{CC} , GND
IOLD	†Minimum Dynamic	5.5		-	75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

	Parameter		74ACT		74ACT		
Symbol		V _{CC} (V)	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
	,		Typ Gua		ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5-	2.0 2.0	2.0 2.0	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	, V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧ .	$I_{OUT} = -50 \mu A$
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 24 mA I _{OH} - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	· V	$I_{OUT} = 50 \mu A$
		4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA I _{OL} 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND
ΔΙCCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
loz	Maximum 3-State Current	5.5		± 0.5	± 5.0	μΑ	$ \begin{array}{c} V_{I}\left(OE\right) = V_{IL}, V_{IH} \\ V_{I} = V_{CC}, V_{GND} \\ V_{O} = V_{CC}, GND \end{array} $
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
Icc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC640 • MC74ACT640

$\begin{tabular}{ll} \bf AC\ CHARACTERISTICS\ (For\ Figures\ and\ Waveforms\ --\ See\ Section\ 3) \end{tabular}$

				74AC		74	IAC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay A _n to B _n or B _n to A _n	3.3 5.0	1.5 1.5	5.0 3.5	8.5 6.5	1.0 1.0	9.5 7.5	ns	3-5
^t PHL	Propagation Delay A _n to B _n or B _n to A _n	3.3 5.0	1.5 1.5	5.0 3.5	8.5 6.5	1.0 1.0	9.5 7.5	ns	3-5
^t PZH	Output Enable Time	3.3 5.0	2.5 1.5	8.0 6.0	11.5 8.0	2.0 1.0	12.5 9.0	ns	3-7
^t PZL	Output Enable Time	3.3 5.0	2.5 1.5	8.5 6.5	12.5 9.5	2.0 1.0	13.5 10.0	ns	3-8
^t PHZ	Output Disable Time	3.3 5.0	2.0 1.5	8.0 6.0	12.0 9.0	1.0 1.0	12.5 10.0	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	2.0 1.5	8.5 6.5	12.0 9.5	1.5 1.0	13.5 10.5	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	Parameter		74ACT			74ACT			
Symbol		V _{CC} *	1	A = +25 CL = 50 p	°C ∍F	to +	−40°C -85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay A _n to B _n or B _n to A _n	5.0						ns	3-5
^t PHL	Propagation Delay A _n to B _n or B _n to A _n	5.0	-					ns	3-5
^t PZH	Output Enable Time	5.0						ns	3-7
^t PZL	Output Enable Time	5.0						ns	3-8
tPHZ	Output Disable Time	5.0						ns	3-7
tPLZ	Output Disable Time	5.0						ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{I/O}	Input/Output Capacitance	15	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	45	pF	V _{CC} = 5.0 V



Octal Bidirectional Transceiver with 3-State Outputs

The MC74AC643/74ACT643 octal bus transceiver is designed for asynchronous two-way communication between data buses. The device transmits data from bus \overline{A} to bus B when $T/\overline{R} = HIGH$, or from bus B to bus A when $T/\overline{R} = LOW$. The enable input can be used to disable the device so the buses are effectively isolated.

- Bidirectional Data Path
- A and B Outputs Sink 24 mA/Source −24 mA
- 'ACT643 Has TTL Compatible Inputs

PIN NAMES

A₀-A₇ Side A Inputs or 3-State Outputs
OE Output Enable Input

 T/\overline{R} Transmit/Receive Input

B₀-B₇ Side B Inputs or 3-State Outputs


TRUTH TABLE


Ō	Ē	T/R	Applied Inputs	Valid Direction I/P→O/P	Output
Н		Х	Х	Х	Х
L		н	н	A to B	L
L		н	L	A to B	Н
L		L	н	B to A	Н
L		L	L	B to A	L

H = HIGH Voltage Level L = LOW Voltage Level

MC74AC643 **MC74ACT643**

OCTAL BIDIRECTIONAL TRANSCEIVER WITH **3-STATE OUTPUTS**





MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out} .	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	'AC	2.0	5.0	6.0	
	Cappiy Voltage	'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to GND)		0		Vcc	V
	L B	V _{CC} @ 3.0 V		150		ns/V
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		
		V _{CC} @ 5.5 V		25		
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		
474	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
IOH,	Output Current — High				-24	mA
loL	Output Current — Low				24	mA

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.
2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	AC	74AC		171
Symbol	Parameter	V _{CC}	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5	_	2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 - 0.1	V	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	$V_{I} = V_{CC}$, GND
loz	Maximum 3-State Current	5.5		± 0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , V_{GND}
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} (a 3.0 V are guaranteed to be less than or equal to the respective limit (a 5.5 V V_{CC}.

MC74AC643 • MC74ACT643

DC CHARACTERISTICS

			74.	ACT	74ACT		
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} = -24 mA OH -24 mA
v_{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 24 mA I _{OL} 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND
ΔI_{CCT}	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
Icc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC643 • MC74ACT643

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
tPLH	Propagation Delay An to Bn or Bn to An	3.3 5.0	1.5 1.5		5.0 3.5	1.0 1.0	9.5 7.5	ns	3-5
^t PHL	Propagation Delay An to Bn or Bn to An	3.3 5.0	1.5 1.5		5.0 3.5	1.0 1.0	9.5 7.5	ns	3-5
tPZH	Output Enable Time	3.3 5.0	2.5 1.5		8.0 6.0	2.0 1.0	13.5 10.0	ns	3-7
^t PZL	Output Enable Time	3.3 5.0	2.5 1.5		8.5 6.0	2.0 1.0	13.5 10.0	ns	3-8
^t PHZ	Output Disable Time	3.3 5.0	2.0 1.5		8.0 6.0	1.0 1.0	12.5 10.0	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	2.0 1.5		8.5 6.5	1.5 1.0	13.5 10.5	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT		74/	ACT		
Symbol	Parameter	V _{CC} *	Ţ	A = +25 C _L = 50 p	°C F	T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay A _n to B _n or B _n to A _n	5.0						ns	3-5
tPHL	Propagation Delay A _n to B _n or B _n to A _n	5.0						ns	3-5
tPZH	Output Enable Time	5.0			9			ns	3-7
tPZL	Output Enable Time	5.0						ns	3-8
^t PHZ	Output Disable Time	5.0						ns	3-7
tPLZ	Output Disable Time	5.0						ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 \text{ V}$
C _{I/O}	Input/Output Capacitance	15	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	60	pF	V _{CC} = 5.0 V

Octal Transceiver/Register with


the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate clock pin (CAB or CBA). The four fundamental data

MC74AC646 **MC74ACT646**

OCTAL





TRANSCEIVER/REGISTER WITH 3-STATE OUTPUTS (NON-INVERTING)



- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data Transfers
- Choice of True and Inverting Data Paths
- 3-State Outputs
- 300 mil Slim Dual In-Line Package
- Outputs Source/Sink 24 mA
- 'ACT646 Has TTL Compatible Inputs

LOGIC SYMBOL





DINI NIAMEC

	•
A ₀ -A ₇	Data Register Inputs
	Data Register A Outputs
B ₀ -B ₇	Data Register B Inputs
	Data Register B Outputs
CAB, CBA	Clock Pulse Inputs
SAR SRA	Transmit/Receive Inputs

Output Enable Inputs

MC74AC646 ● MC74ACT646

FUNCTION TABLE


Inputs						Data	1/0*	Operation or Function
G	DIR	CAB	CBA	SAB	SBA	A ₀ -A ₇	B ₀ -B ₇	Operation of Function
H H	X	H or L	HorL	X X	X X	Input	Input	Isolation Store A and B Data
L L	L L	X	X X	X X	L H	Output =	Input	Real Time B Data to A Bus Stored B Data to A Bus
L L	H H	X H or L	X	L H	X X	Input	Output	Real Time A Data to B Bus Stored A Data to B Bus

*The date output functions may be enabled or disabled by various signals at the G and DIR inputs. Date input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

∫ = LOW-to-HIGH Transition

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit	
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧	
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧	
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧	
lin	DC Input Current, per Pin	±20	mA	
l _{out}	DC Output Sink/Source Current, per Pin	±50	mA	
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA	
T _{stg}	Storage Temperature	-65 to +150	°C	

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit	
Vcc	Supply Voltage	'ÁC	2.0	5.0	6.0		
	Supply voltage	'ACT	4.5	5.0	5.5	\ \ \	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	V	
		V _{CC} @ 3.0 V		150			
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V	
		V _{CC} @ 5.5 V		25			
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10			
47 4	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V	
TJ	Junction Temperature (PDIP)				140	°C	
TA	Operating Ambient Temperature Range	- 40	25	85	°C		
IOH -	Output Current — High			-24	mA		
loL	Output Current — Low			· 24	mA		

V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.
 V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

			74	AC	74AC		
Symbol	Parameter	V _{CC} (V)	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧.	I _{OUT} = -50 μA
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	I _{OUT} = 50 μA
	*	3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
lIN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	$ \begin{array}{c} V_{I}\left(OE\right) = V_{IL}, V_{IH} \\ V_{I} = V_{CC}, V_{GND} \\ V_{O} = V_{CC}, GND \end{array} $
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
lohd	Output Current	5.5			-75 _.	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC646 • MC74ACT646

DC CHARACTERISTICS

			74	ACT	74ACT			
Symbol	Parameter	V _{CC} (V)	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V	
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu A$	
		4.5 5.5		3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 24 mA - 24 mA	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0-1 0.1	0.1 0.1	٧	I _{OUT} = 50 μA	
		4.5 5.5		0.36 0.36	0.44 0.44	٧	$*V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IOL} = V_{IL} \text{ or } V_{IH}$ $V_{IOL} = V_{IL} \text{ or } V_{IH}$ $V_{IOL} = V_{IL} \text{ or } V_{IH}$	
liN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND	
ΔI _{CCT}	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$	
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , V _{GND} V _O = V _{CC} , GND	
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Ma	
IOHD	Output Current	5.5	-		-75	mA	V _{OHD} = 3.85 V Mi	
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GNE	

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC646 • MC74ACT646

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} *		A = +25 CL = 50 p		to +	-40°C -85°C 50 pF	Units	Fig. No.
	ī		Min	Тур	Max	Min	Max		
tPLH	Propagation Delay Clock to Bus	3.3 5.0	4.0 2.5	10.5 7.5	16.5 12	3.0 2.0	18.5 13	ns	3-6
^t PHL	Propagation Delay Clock to Bus	3.3 5.0	3.0 2.0	9.5 6.5	14.5 10.5	2.5 1.5	16 11.5	ns	3-6
tPLH	Propagation Delay Bus to Bus	3.3 5.0	2.5 1.5	7.5 5.0	12 8.0	2.0 1.0	13.5 9.0	ns	3-5
^t PHL	Propagation Delay Bus to Bus	3.3 5.0	1.5 1.5	7.5 5.0	12.5 9.0	1.5 1.0	13.5 9.5	ns	3-5
^t PLH	Propagation Delay SBA or SAB to A _n or B _n (w/A _n or B _n HIGH or LOW)	3.3 5.0	2.0 1.5	8.5 6.0	13.5 10	1.5 1.5	15.5 11	ns	3-6
tPHL	Propagation Delay SBA or SAB to A _n or B _n (w/A _n or B _n HIGH or LOW)	3.3 5.0	1.5 1.5	8.5 6.0	13.5 10	1.5 1.5	15 11	ns	3-6
^t PZH	Enable Time G to A _n or B _n	3.3 5.0	2.5 1.5	7.0 5.0	11.5 8.5	2.0 1.5	12.5 9.0	ns	3-7
tPZL	Enable Time G to A _n or B _n	3.3 5.0	2.5 1.5	7.5 5.5	12.5 9.0	2.0 1.5	14 10	ns	3-8
^t PHZ	Disable Time G to A _n or B _n	3.3 5.0	3.0 2.0	8.0 6.5	12.5 10	2.5 2.0	13.5 11	ns	3-7
^t PLZ	Disable Time G to A _n or B _n	3.3 5.0	2.0 1.5	7.5 6.0	12 9.5	2.0 1.5	13.5 10.5	ns	3-8
tPZH	Enable Time DIR to A _n or B _n	3.3 5.0	2.0 1.5	6.5 5.0	11 7.5	1.5 1.0	12 8.5	ns	3-7
^t PZL	Enable Time DIR to A _n or B _n	3.3 5.0	2.5 1.5	7.0 5.0	11.5 8.0	2.0 1.0	13 9.0	ns	3-8
^t PHZ	Disable Time DIR to A _n or B _n	3.3 5.0	2.5 1.5	7.5 5.5	11.5 9.5	1.5 1.5	12.5 10	ns	3-7
^t PLZ	Disable Time DIR to A _n or B _n	3.3 5.0	1.5 1.5	7.5 5.5	12 9.5	1.5 1.5	13.5 10.5	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74	AC	74AC		1
Symbol	Parameter	V _{CC} *	T _A = C _L =	+25℃ 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
t _s	Setup time, HIGH or LOW Bus to Clock	3.3 5.0	2.0 1.5	5.0 4.0	5.5 4.5	ns	3-9
th	Hold Time, HIGH or LOW Bus to Clock	3.3 5.0	- 1.5 - 0.5	0 0.5	0 1.0	ns	3-9
t _w	Clock Pulse Width HIGH or LOW	3.3 5.0	2.0 2.0	3.5 3.5	4.5 3.5	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC646 • MC74ACT646

 $\begin{tabular}{ll} \bf AC\ CHARACTERISTICS\ (For\ Figures\ and\ Waveforms -- See\ Section\ 3) \end{tabular}$

				74ACT		74	ACT		
Symbol	Parameter	V _{CC} *		T _A = +25°C C _L = 50 pF			– 40°C + 85°C = 50 pF	Units	Fig. No.
	(X)		Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay Clock to Bus	5.0	6.0	12.0	14.5	3.0	16	ns	3-6
^t PHL	Propagation Delay Clock to Bus	5.0	6.0	12.0	14.5	3.5	16	ns	3-6
^t PLH	Propagation Delay Bus to Bus.	5.0	4.5	8.5	10.5	2.5	11.5	ns	3-5
^t PHL	Propagation Delay Bus to Bus	5.0	5.0	8.5	10.5	2.0	11.5	ns	3-5
^t PLH	Propagation Delay SBA or SAB to A _n or B _n (w/A _n or B _n HIGH or LOW)	5.0	5.0	9.5	11.5	2.5	12.5	ns	3-6
^t PHL	Propagation Delay SBA or SAB to A _n or B _n (w/A _n or B _n HIGH or LOW)	5.0	5.0	9.5	11.5	2.5	12.5	ns	3-6
^t PZH	Enable Time G to A _n or B _n	5.0	6.0	9.0	11	1.5	12	ns	3-7
^t PZL	Enable Time G to A _n or B _n	5.0	5.0	9.0	11	3.0	12	ns	3-8
^t PHZ	Disable Time G to A _n or B _n	5.0	7.5	10.5	13	4.5	14.5	ns	3-7
^t PLZ	Disable Time G to A _n or B _n	5.0	5.5	10.0	12.5	3.0	14.0	ns	3-8
^t PZH	Enable Time• DIR to A _n or B _n	5.0	5.5	6.5	10.5	1.5	11.5	ns	3-7
^t PZL	Enable Time DIR to A _n or B _n	5.0	4.0	6.5	10.5	3.0	11.5	ns	3-8
^t PHZ	Disable Time DIR to A _n or B _n	5.0	5.5	8.5	12.5	4.5	13.5	ns	3-7
^t PLZ	Disable Time DIR to A _n or B _n	5.0	4.0	8.5	12.5	3.0	13.5	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

	Parameter		74A	СТ	74ACT		
Symbol		Vcc*	T _A = - C _L = !		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
		l [Тур	Guarante	eed Minimum		
ts	Setup time, HIGH or LOW Bus to Clock	5.0		7.0	8.0	ns	3-9
th	Hold Time, HIGH or LOW Bus to Clock	5.0		2.5	2.5	ns	3-9
t _W	Clock Pulse Width HIGH or LOW	5.0		4.5	8.0	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

5

MC74AC646 • MC74ACT646

CAPACITANCE


Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{I/O}	Input/Output Capacitance	15	pF. "	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	60	pF	V _{CC} = 5.0 V


MOTOROLA

Product Preview

Octal Transceiver/Register with 3-State Outputs (Inverting)


The MC74AC648/74ACT648 consist of registered bus transceiver circuits, with outputs, D-type flip-flops and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate clock pin (CAB or CBA). The four fundamental data handling functions available are illustrated in the following figures.





- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data Transfers
- Choice of True and Inverting Data Paths
- 3-State Outputs
- 300 mil Slim Dual In-Line Package
- Outputs Source/Sink 24 mA


LOGIC SYMBOL



MC74AC648 MC74ACT648

OCTAL
TRANSCEIVER/REGISTER
WITH 3-STATE OUTPUTS
(INVERTING)





PIN NAMES

	•
A ₀ -A ₇	Data Register Inputs
	Data Register A Outputs
B ₀ -B ₇	Data Register B Inputs
	Data Register B Outputs
CAB, CBA	Clock Pulse Inputs
SAB, SBA	Transmit/Receive Inputs
DIR. G	Output Enable Inputs

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.


MC74AC648 • MC74ACT648

FUNCTION TABLE

-	Inputs						a I/O*	Operation or Function
G	DIR	CAB	СВА	SAB	SBA	A ₀ -A ₇	B ₀ -B ₇	Operation of Function
H	X	H or L	H or L	X X	X	Input	Input	Isolation Store A and B Data
L L	L L	X X	X	X X	L H	Output	Input	Real Time B Data to A Bus Stored B Data to A Bus
L L	H H	X H or L	X	L H	X X	Input	Output	Real Time A Data to B Bus Stored A Data to B Bus

[&]quot;The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit	
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V	
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V	
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V	
l _{in}	DC Input Current, per Pin	±20	mA	
l _{out}	DC Output Sink/Source Current, per Pin	±50	mA	
Icc	DC V _{CC} or GND Current per Output Pin	± 50	mA	
T _{stg}	Storage Temperature	-65 to +150	°C	

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	'AC	2.0	5.0	6.0	.,
• • • • • • • • • • • • • • • • • • • •	Cuppiy Voltage	'ACT	4.5	5.0	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	0		Vcc	V	
		V _{CC} @ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
		V _{CC} @ 5.5 V		25		
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		.,
प, प	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V
Tj	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
ЮН	Output Current — High				-24	mA
loL	Output Current — Low			,	24	mA

^{1.} V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.
2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

			74	AC	74AC		
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
1			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{ОН}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
	r	3.0 4.5 5.5	2.	2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	$I_{OUT} = 50 \mu\text{A}$
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
liN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	$V_{I} = V_{CC}$, GND
loz	Maximum 3-State Current	5.5		_ ±0.5	±5.0	μΑ	$ \begin{array}{c} V_{I}\left(OE\right) = V_{IL}, V_{IH} \\ V_{I} = V_{CC}, V_{GND} \\ V_{O} = V_{CC}, GND \end{array} $
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} (

3.0 V are guaranteed to be less than or equal to the respective limit (

5.5 V V_{CC}.

MC74AC648 • MC74ACT648

DC CHARACTERISTICS

			74.	ACT	74ACT		
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu A$
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 24 mA I _{OL} 24 mA
IIN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔI_{CCT}	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , V _{GND} V _O = V _{CC} , GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			- 75	mA	V _{OHD} = 3.85 V Min
ICC	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
-			Min	Тур	Max	Min	Max]	ĺ
^t PLH	Propagation Delay Clock to Bus	3.3 5.0	1.5 1.5	10 7.0	15.5 11	1.5 1.5	17 12	ns	3-6
[†] PHL	Propagation Delay Clock to Bus	3.3 5.0	1.5 1.5	8.5 6.0	13.5 10.5	1.5 1.5	14.5 11.5	ns	3-6
^t PLH	Propagation Delay Bus to Bus	3.3 5.0	1.5 1.5	6.0 4.0	10 7.0	1.5 1.0	11 7.5	ns	3-5
^t PHL	Propagation Delay Bus to Bus	3.3 5.0	1.5 1.5	5.5 3.5	9.0 7.5	1.5 1.0	10 8.0	ns	3-5
^t PLH	Propagation Delay SBA or SAB to A _n or B _n (w/A _n or B _n HIGH or LOW)	3.3 5.0	1.5 1.5	7.5 5.5	12.5 9.0	1.5 1.5	14 10	ns	3-6
^t PHL	Propagation Delay SBA or SAB to A _n or B _n (w/A _n or B _n HIGH or LOW)	3.3 5.0	1.5 1.5	7.5 5.5	12.5 9.5	1.5 1.5	14 10.5	ns	3-6
^t PZH	Enable Time G to A _n or B _n	3.3 5.0	1.5 1.5	6.5 5.0	11 8.0	1.0 1.0	11.5 9.0	ns	3-7

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC648 • MC74ACT648

AC CHARACTERISTICS — continued (For Figures and Waveforms — See Section 3)

Symbol	Parameter	Vcc* (V)		74AC		74	AC		
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PZL	Enable Time G to A _n or B _n	3.3 5.0	1.5 1.5	7.0 5.0	11 8.0	1.0 1.0	12.5 9.0	ns	3-8
^t PHZ	Disable Time G to A _n or B _n	3.3 5.0	1.5 1.5	7.5 6.0	12 10	1.0 1.0	13 11	ns	3-7
^t PLZ	Disable Time G to A _n or B _n	3.3 5.0	1.5 1.5	7.0 5.5	11.5 9.0	1.0 1.0	12.5 10	ns	3-8
^t PZH	Enable Time DIR to A _n or B _n	3.3 5.0	1.5 1.5	6.0 4.5	12.5 9.5	1.0 1.0	14 10.5	ns	3-7
^t PZL	Enable Time DIR to A _n or B _n	3.3 5.0	1.5 1.5	6.5 4.5	13 9.0	1.5 1.0	14.5 10.5	ns	3-8
^t PHZ	Disable Time DIR to A _n or B _n	3.3 5.0	1.5 1.5	7.0 5.5	11.5 9.0	1.0 1.0	13.5 10	ns	3-7
^t PLZ	Disable Time DIR to A _n or B _n	3.3 5.0	1.5 1.5	7.0 50	13.5 9.5	1.5 1.0	15 10	ns	3-8

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74	AC	74AC		1
Symbol	Parameter	VCC* TA CL		+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
	8		Тур	Guarant	eed Minimum]	
t _s	Setup time, HIGH or LOW Bus to Clock	3.3 5.0	2.0 1.5	3.0 2.0	3.5 2.0	ns	3-9
th	Hold Time, HIGH or LOW Bus to Clock	3.3 5.0	- 1.5 - 0.5	0 1.0	0 1.0	ns	3-9
t _W	Clock Pulse Width HIGH or LOW	3.3 5.0	2.0	3.5 3.0	4.0 3.0	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS — MC74ACT648

(Contact Local Motorola Sales Office)

CAPACITANCE


Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{I/O}	Input/Output Capacitance	15	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	65	pF	V _{CC} = 5.0 V




MC74AC810 MC74ACT810

Quad 2-Input Exclusive-NOR Gate

Outputs Source/Sink 24 mA



QUAD 2-INPUT EXCLUSIVE-NOR GATE



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC74AC810 • MC74ACT810

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
		'AC	2.0	5.0	6.0	V
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	· ·
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to GND)		0		Vcc .	V ,
t _r , t _f		V _{CC} @ 3.0 V		150		
	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
	Ac Devices except definite inputs	V _{CC} @ 5.5 V		25		
A.	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		
TJ	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range	-40	25	85	°C	
ЮН	Output Current — High				-24	mA
lOL	Output Current — Low			24	mA	

^{1.} V_{in} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	AC	74AC		
Symbol	Parameter	V _{CC} (V)	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits	19	-
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu A$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	v	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA
*	0	3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*VIN = VIL or VIH 12 mA IOL 24 mA 24 mA
IIN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	$V_I = V_{CC}$, GND
lold	†Minimum Dynamic	5.5			. 75	_. mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time. Note: I_{IN} and I_{CC} $\stackrel{<}{(}$ 3.0 V are guaranteed to be less than or equal to the respective limit $\stackrel{<}{(}$ 5.5 V V $_{CC}$.

MC74AC810 • MC74ACT810

DC CHARACTERISTICS

			74.	ACT	74ACT		
Symbol	Parameter	V _{CC}	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	- 0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 24 mA I _{OH} - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
	4	4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 1 _{OL} 24 mA
IN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔI _{CCT}	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			75	mA	V _{OHD} = 3.85 V Min
Icc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} *	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			Units	Fig. No.		
			Min	Тур	Max	Min	Max	-	
^t PLH	Propagation Delay Inputs to Outputs	3.3 5.0	1.0 1.0	8.5 7.5	12 9.0	1.0 1.0	13 9.5	ns	3-5
^t PHL	Propagation Delay Inputs to Outputs	3.3 5.0	1.0 1.0	9.5 6.5	12 9.0	1.0 1.0	13 10	ns	3-5

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT		74ACT			
Symbol	Parameter	vcc*		A = +25° CL = 50 p		T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
-	" "		Min	Тур	Max	Min	Max		
tPLH	Propagation Delay	5.0	1.0	8.5	10	1.0	10.5	ns	3-5
t _{PHL}	Propagation Delay	5.0	1.0	7.0	10	1.0	11	ns	3-5

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	30	pF	V _{CC} = 5.0 V



Product Preview

8-Bit D-Type Flip-Flop

The MC74AC825/74ACT825 is an 8-bit buffered register. It has Clock Enable and Clear features which are ideal for parity bus interfacing in high performance microprogramming systems. Also included are multiple enables that allow multi-use control of the interface.

The MC74AC825/74ACT825 is fully compatible with AMD's AM29825.


- Outputs Source/Sink 24 mA
- Inputs and Outputs are on Opposite Sides
- 'ACT825 Has TTL Compatible Inputs

MC74AC825 MC74ACT825

8-BIT D-TYPE FLIP-FLOP




LOGIC SYMBOL



PIN NAMES

D ₀ -D ₇	Data Inputs
00-07	Data Outputs
\overrightarrow{OE}_1 , \overrightarrow{OE}_2 , \overrightarrow{OE}_3	Output Enables
EN	Clock Enable
CLR	Clear
CP	Clock Input



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

FUNCTIONAL DESCRIPTION

The MC74AC825/74ACT825 consists of eight D-type edge-triggered flip-flops. This device has 3-state outputs for bus systems, organized in a broadside pinning. In addition to the clock and output enable pins, the buffered clock (CP) and buffered Output Enable ($\overline{\text{OE}}$) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With $\overline{\text{OE}}_1$, $\overline{\text{OE}}_2$ and $\overline{\text{OE}}_3$ LOW, the contents of the flip-flops are available at the outputs. When one of $\overline{\text{OE}}_1$, $\overline{\text{OE}}_2$ or $\overline{\text{OE}}_3$ is HIGH, the outputs go to the high impedance state.

Operation of the \overline{OE} input does not affect the state of the flip-flops. The MC74AC825/74ACT825 has Clear (\overline{CLR}) and Clock Enable (\overline{EN}) pins. These pins are ideal for parity bus interfacing in high performance systems.


When \overline{CLR} is LOW and \overline{OE} is LOW, the outputs are LOW. When \overline{CLR} is HIGH, data can be entered into the flip-flops. When \overline{EN} is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When \overline{EN} is HIGH, the outputs do not change state, regardless of the data or clock input transitions.

FUNCTION TABLE

		nputs			Internal	Out	puts	
ŌĒ	CLR	ĒΝ	СР	Dn	Q	O ('825)	Ō ('826)	Function
Н	Χ	L	Ţ	L	L	Z	Z	High Z
Н	X	L	Ţ	Н	Н	Z	Z	High Z
Н	L	Х	Х	Х	L	Z	Z	Clear
L	L	Х	Х	Х	L	. L	L	Clear
Н	Н	Н	Х	Х	NC	` z	Z	Hold
L	Н	Н	Х	Х	NC	NC	NC	Hold
Н	Н	L	Ţ	L	L	Z	Z	Load
Н	Н	_ L	7	Н	Н	Z	Z	Load
L	Н	L	Ţ	L	L	Ļ	Н	Load
× L,	Н	L	5	Н	Н	Н	L	Load

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance
J = LOW-to-HIGH Transition
NC = No Change

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

E

MC74AC825 • MC74ACT825

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
ICC	DC VCC or GND Current per Output Pin	±50	- mA
T _{sta}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
		'AC	2.0	5.0	6.0	V
VCC	Supply Voltage	'ACT	4.5	5.0	5.5	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		,V _{CC}	V
nr out		V _{CC} @ 3.0 V		150	7,0	
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V		40		ns/V
	AC Devices except Schmitt inputs	V _{CC} @ 5.5 V		25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		113/ V
Tj	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
ЮН	Output Current — High			1.7%	-24	mA ,
lOL	Output Current — Low				24	mA

^{1.} V_{in} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times:

MC74AC825 • MC74ACT825

DC CHARACTERISTICS

			74	AC	74AC		
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -12 mA I _{OH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
liN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND
lold	†Minimum Dynamic	5.5		1.	75	mA	V _{OLD} = 1.65 V Ma
ОНО	Output Current	5.5		-	- 75	mA	V _{OHD} = 3.85 V Mir
lcc	Maximum Quiescent Supply Current	5.5	,	8.0	80	μΑ	V _{IN} = V _{CC} or GND

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

DC CHARACTERISTICS

CHARACI			74	ACT	74ACT		
Symbol	Parameter	V _{CC} (V)	T _A =	+25°C	T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	. V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 24 mA - 24 mA
VOL	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	I _{OUT} = 50 μA
	0	4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA lOL 24 mA
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA 1	$V_I = V_{CC} - 2.1 V$
OLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
OLD	Output Current	5.5			-75	mA ·	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC825 • MC74ACT825

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

					74AC		74	1AC		
Symbol	Parameter		V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
				Min	Тур	Max	Min	Max	1	
f _{max}	Maximum Clock Frequency		3.3 5.0					,	MHz	3-3
^t PLH	Propagation Delay CP to On		3.3 5.0						ns	3-6
^t PHL	Propagation Delay CP to On	-	3.3 5.0		1			10	ns	3-6
^t PHL	Propagation Delay CLR to On		3.3 5.0						ns	3-6
^t PZH	Output Enable Time OE to On		3.3 5.0	.*		-			ns	3-7
^t PZL	Output Enable Time OE to On		3.3 5.0					*	ns	3-8
^t PHZ	Output Disable Time OE to On		3.3 5.0						ns	3-7
^t PLZ	Output Disable Time OE to On		3.3 5.0						ns	3-8

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

	- 30		74	AC	74AC		
Symbol	Parameter	V _{CC} *	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarante	ed Minimum	1	
t _s	Setup Time, HIGH or LOW D _n to CP	3.3 5.0				ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	3.3 5.0				ns	3-9
t _S	Setup Time, HIGH or LOW EN to CP	3.3 5.0		,		ns	3 -9
th	Hold Time, HIGH or LOW EN to CP	3.3 5.0				ns	3-9
t _W	CP Pulse Width HIGH or LOW	3.3 5.0				ns	3-6
t _W	CLR Pulse Width, LOW	3.3 5.0				ns	3-6
t _{rec}	CLR to CP Recovery Time	3.3 5.0				ns	3-9

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC825 • MC74ACT825

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT		74/	ACT -	,	
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0	120	158		109		MHz	3-3
tPLH	Propagation Delay CP to Qn	5.0	1.5	5.5	9.5	1.5	10.5	ns	3-6
^t PHL	Propagation Delay CP to O _n	5.0	2.0	5.5	9.5	1.5	10.5	ns	3-6
^t PHL	Propagation Delay CLR to On	5.0	2.5	8.0	13.5	2.0	15.5	ns	3-6
^t PZH	Output Enable Time OE to On	5.0	1.5	6.0	10.5	1.5	11.5	ns	3-7
^t PZL	Output Enable Time OE to On	5.0	2.0	6.5	11.0	1.5	12.0	ns	3-8
^t PHZ	Output Disable Time OE to On	5.0	1.5	6.5	11.0	1.5	12.0	ns	3-7
^t PLZ	Output Disable Time OE to On	5.0	1.5	6.0	10.5	1.5	11.5	ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

		Vcc* (V)	74	ACT	74ACT	Units	
Symbol	Parameter			+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF		Fig. No.
			Тур	Guaranto	eed Minimum		
t _S	Setup Time, HIGH or LOW D _n to CP	5.0	0.5	2.5	2.5	ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	5.0	0	2.5	2.5	ns	3-9
t _S	Setup Time, HIGH or LOW EN to CP	5.0	0	2.0	2.5	ns	3-9
t _h	Hold Time, HIGH or LOW EN to CP	5.0	0	1.0	1.0	ns	3-9
t _W	CP Pulse Width HIGH or LOW	5.0	2.5	4.5	5.5	ns	3-6
t _W	CLR Pulse Width, LOW	5.0	3.0	5.5	5.5	ns	3-6
t _{rec}	CLR to CP Recovery Time	5.0	1.5	3.5	4.0	ns	3-9

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance	44	pF	$V_{CC} = 5.0 V$

Product Preview

9-Bit Transparent Latch

The MC74AC843/74ACT843 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity.

The MC74AC843/74ACT843 is functionally and pin compatible with AMD's AM29843.


• 'ACT843 Has TTL Compatible Inputs

MC74AC843 **MC74ACT843**

9-BIT TRANSPARENT LATCH




LOGIC SYMBOL



PIN NAMES

D_0-D_8	Data Inputs
$0_0 - 0_8$	Data Outputs
ŌĒ	Output Enable
LE	Latch Enable
CLR	Clear
PRF	Preset



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

5

FUNCTIONAL DESCRIPTION

The MC74AC843/74ACT843 consists of nine D-type latches with 3-state outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transition. On the LE HIGH-to-LOW transition, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the bus output is in the high

impedance state. In addition to the LE and $\overline{\text{OE}}$ pins, the MC74AC843/74ACT843 has a Clear ($\overline{\text{CLR}}$) pin and a Preset ($\overline{\text{PRE}}$) pin. These pins are ideal for parity bus interfacing in high performance systems. When $\overline{\text{CLR}}$ is LOW, the outputs are LOW if $\overline{\text{OE}}$ is LOW. When $\overline{\text{CLR}}$ is HIGH, data can be entered into the latch. When $\overline{\text{PRE}}$ is LOW, the outputs are HIGH if $\overline{\text{OE}}$ is LOW. Preset overides $\overline{\text{CLR}}$.


FUNCTION TABLE

	Inp	outs			Internal	Out	puts	Function
CLR	PRE	ŌĒ	LE	D	Q	O ('843)	Ō ('844)	Tunction
Н	Н	Н	Н	L	L	Z	Z	High Z
Н	Н	Н	Н	Н	Н	Z	Z	High Z
Н	Н	Н	L	Х	NC	Z	Z	Latched
Н	Н	L	Н	L	L	L	Н	Transparent
Н	Н	L	Н	Н	Н	Н	, L	Transparent
Н	Н	L	L	Х	NC	NC	NC	Latched
Н	L	L	Х	Х	Н	• н	L	Preset
L	Н	L	Х	Х	L	L	Н	Clear
L	L	L	Х	Х	Н	Н	L	Preset
L	Н	Н	L	Х	L	Z	Z	Clear/High Z
Н	L	Н	L	Х	Н	Z	Z	Preset/High Z

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

NC = No Change

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit	
Vcc	Supply Voltage	'AC	2.0	5.0	6.0		
• • • • • • • • • • • • • • • • • • • •	Supply Voltage	'ACT	4.5	5.0	5.5	V	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0		Vcc	V	
		V _{CC} @ 3.0 V		150			
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 4.5 V	÷	40		ns/V	
		V _{CC} @ 5.5 V		25			
t _r , t _f	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10			
1/1	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		ns/V	
TJ	Junction Temperature (PDIP)				140	°C	
TA	Operating Ambient Temperature Range	-40	25	85	°C		
ГОН	Output Current — High				-24	mA	
loL	Output Current — Low			24	mA		

^{1.} Vin from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.

2. Vin from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	AC	74AC	•	
Symbol	Parameter	V _{CC} (V)	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V.,	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μΑ	V _I = V _{CC} , GND
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC843 • MC74ACT843

DC CHARACTERISTICS

			74.	ACT	74ACT		
Symbol	Parameter	V _{CC}	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	٧	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu A$
		4.5 5.5		3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 24 mA I _{OL} 24 mA
IN	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 V$
lold	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
Icc	Maximum Quiescent Supply Current	5.5		4.0	40	μΑ	V _{IN} = V _{CC} or GND

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC843 ● MC74ACT843

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	Parameter			74AC		74	AC		
Symbol		V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay D _n to O _n	3.3 5.0						ns	3-5
^t PHL	Propagation Delay D _n to O _n	3.3 5.0						ns	3-5
^t PLH	Propagation Delay LE to O _n	3.3 5.0					0	ns	3-6
tPHL	Propagation Delay LE to O _n	3.3 5.0						ns	3-6
tPLH	Propagation Delay PRE to On	3.3 5.0						ns	3-6
tPHL	Propagation Delay CLR to On	3.3 5.0					-	ns	3-6
^t PZH	Output Enable Time OE to On	3.3 5.0						ns	3-7
^t PZL	Output Enable Time OE to On	3.3 5.0						ns	3-8
^t PHZ	Output Disable Time OE to On	3.3 5.0					-	ns	3-7
^t PLZ	Output Disable Time OE to On	3.3 5.0						ns	3-8
^t PHL	Propagation Delay PRE to On	3.3 5.0						ns	3-6
^t PLH	Propagation Delay CLR to On	3.3 5.0					-	ns	3-6

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

Symbol	Parameter	\S\ * *	74	AC	74AC	Units	Fig. No.
			T _A = C _L =		T _A = -40°C to +85°C C _L = 50 pF		
			Тур	Guarai	nteed Minimum		
ts	Setup Time, HIGH or LOW D _n to LE	3.3 5.0		,		ns	3-9
th	Hold Time, HIGH or LOW D _n to LE	3.3 5.0				ns	3-9
t _w	LE Pulse Width, HIGH	3.3 5.0	-			ns	3-6
t _W	PRE Pulse Width, LOW	3.3 5.0	-		*.	ns	3-6
t _W	CLR Pulse Width, LOW	3.3 5.0		No.	,	ns	3-6
t _{rec}	PRE Recovery Time	3.3 5.0				ns	3-9
t _{rec}	CLR Recovery Time	3.3 5.0				ns	3-9

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC843 • MC74ACT843

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	. Parameter			74ACT		74	ACT		
		V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay D _n to O _n	5.0						ns	3-5
^t PHL	Propagation Delay D _n to O _n	5.0		,				ns	3-5
^t PLH	Propagation Delay LE to O _n	5.0						ns	3-6
^t PHL	Propagation Delay LE to O _n	5.0						ns	3-6
^t PLH	Propagation Delay PRE to On	5.0						ns	3-6
^t PHL	Propagation Delay CLR to On	5.0	÷					ns	3-6
^t PZH	Output Enable Time OE to On	5.0						ns	3-7
^t PZL	Output Enable Time OE to On	5.0						ns	3-8
^t PHZ	Output Disable Time OE to On	5.0						ns	3-7
^t PLZ	Output Disable Time OE to On	5.0						ns	3-8
^t PHL	Propagation Delay PRE to O _n	5.0				-1-	-	ns	3-6
^t PLH	Propagation Delay CLR to O _n	5.0					-	ns	3-6

^{*}Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

Symbol			74A	CT	74ACT		1,111	
	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig.	
			Тур	Guara	nteed Minimum	7		
t _s	Setup Time, HIGH or LOW Dn to LE		1			ns	3-9	
th	Hold Time, HIGH or LOW D _n to LE	5.0	*			ns	3-9	
t _w	LE Pulse Width, HIGH	5.0				ns	3-6	
tw	PRE Pulse Width, LOW	5.0				ns	3-6	
t _w	CLR Pulse Width, LOW	5.0				ns	3-6	
t _{rec}	PRE Recovery Time	5.0				ns	3-9	
t _{rec}	CLR Recovery Time	5.0			1	ns	3-9	

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance		pF	$V_{CC} = 5.0 \text{ V}$





Product Preview


8-Bit Transparent Latch

The MC74AC845/74ACT845 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide easy expansion through multiple OE controls.

The MC74AC845/74ACT845 is functionally and pin compatible with AMD's AM29845.

'ACT845 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

 $D_0 - D_7$ Data Inputs **Data Outputs** 00-07OE₁-OE₃ **Output Enables** LE CLR Latch Enable Clear

PRE Preset

MC74AC845 MC74ACT845

> 8-BIT TRANSPARENT LATCH



OE ₁ 1		24 VCC
OE ₂ 2		23 ŌE ₃
D ₀ 3		22 00
D ₁ 4		21 01
D ₂ 5		20 02
D ₃ 6		19 0 ₃
D ₄ 7		18 04
D ₅ 8	0	17 O ₅
D ₆ 9		16 O ₆
D ₇ 10		15 ⁰ 7
CLR 11		14 PRE
GND 12	3	13 LE

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

FUNCTIONAL DESCRIPTION

The MC74AC845/74ACT845 consists of eight D-type latches with 3-state outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation as the output transition follows the data in transition. On the LE HIGH-to-LOW


transition, the data that meets the setup times is latched. Data appears on the bus when the Output Enables (\overline{OE}_1 , \overline{OE}_2 , \overline{OE}_3) are LOW. When any one of \overline{OE}_1 , \overline{OE}_2 or \overline{OE}_3 is HIGH, the bus output is in the high impedance state.

FUNCTION TABLE

Inputs			Internal	Out	puts			
CLR	PRE	ŌĒ₁−ŌĒ3	LE	D	Q	O ('845)	Ō ('846)	Function
Н	Н	Н	Н	L	L	Z	Z	High Z
Н	Н	Н	Н	Н	H ·	Z	Z	High Z
Н	Н	Н	L	Х	NC	Z	Z	Latched
Н	Н	L	Н	L	L	L	Н	Transparent
Н	н	L	Н	Н	Н	Н	L	Transparent
Н	Н	L	L	Х	NC	NC	NC	Latched
Н	L	L	Х	Х	Н	Н	L	Preset
L	Н	L	х	Х	L	L	Н	Clear
L	L	L	Х	х	Н	Н	L	Preset
L	Н	Н	L	٠X	L	Z	Z	Clear/High Z
Н	L	Н	L	х	Н	Z	Z	Preset/High Z

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance
NC = No Change

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MC74AC845 ● MC74ACT845

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} + 0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Sink/Source Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
		'AC	2.0	5.0	6.0	v
V _{CC}	Supply Voltage	'ACT	4.5	5.0	5.5]
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to	GND)	0	- * '	Vcc	V
		V _{CC} (@ 3.0 V		150		
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} ·@· 4.5 V		40		ns/V
AC Devices 6	AC Devices except Schmitt inputs	V _{CC} @ 5.5 V	-	25		
	Input Rise and Fall Time (Note 2)	V _{CC} @ 4.5 V		10		ns/V
t _r , t _f	'ACT Devices except Schmitt Inputs	V _{CC} @ 5.5 V		8.0		115/ V
Tj	Junction Temperature (PDIP)				140	°C
TA	Operating Ambient Temperature Range		-40	25	85	°C
ГОН	Output Current — High				-24	mA
lOL	Output Current — Low				24	mA

^{1.} V_{in} from 30% to 70% V_{CC}: see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

			74	74AC			
Symbol	Parameter	V _{CC}	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions
	* -		Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VIL	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	. V	I _{OUT} = -50 μA
	1)	3.0 4.5 5.5	·	2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
lin	Maximum Input Leakage Current	5.5	9	±0.1	± 1.0	μΑ	V _I = V _{CC} , GND
OLD	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65 V Max
OHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85 V Min
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND

^{*}All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

DC CHARACTERISTICS

	,		74A	CT	74ACT			
Symbol	Parameter	V _{CC} (V)	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
ViH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V _{1,2} -	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
VIL	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8	0.8 0.8	· V .	$V_{OUT_i} = 0.1 V$ or $V_{CC} - 0.1 V$	
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu A$	
	* * *	4.5 5.5		3.86 4.86	3.76 4.76	٧ .	*V _{IN} = V _{IL} or V _{IH} - 24 mA - 24 mA	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	٧	I _{OUT} = 50 μA	
		4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 24 mA 10L 24 mA	
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_{i} = V_{CC}$, GND	
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	, mA	$V_I = V_{CC} - 2.1 V$	
IOLD	†Minimum Dynamic	5.5			75	mΑ	V _{OLD} = 1.65 V Ma	
IOHD	Output Current	5.5			-75	mA -	V _{OHD} = 3.85 V Min	
lcc	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V _{IN} = V _{CC} or GND	

^{*}All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC845 • MC74ACT845

$\begin{tabular}{ll} \bf AC\ CHARACTERISTICS\ (For\ Figures\ and\ Waveforms -- See\ Section\ 3) \end{tabular}$

				74AC		74	AC		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.	
			Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay D _n to O _n	3.3 5.0						ns	3-5
^t PHL	Propagation Delay D _n to O _n	3.3 5.0						ns	3-5
^t PLH	Propagation Delay LE to O _n	3.3 5.0	-	,				ns	3-6
^t PHL	Propagation Delay LE to O _n	3.3 5.0						ns	3-6
^t PLH	Propagation Delay PRE to O _n	3.3 5.0						ns	3-6
tPHL	Propagation Delay CLR to On	3.3 5.0						ns	3-6
tPZH	Output Enable Time OE to On	3.3 5.0					-00	ns	3-7
tPZL	Output Enable Time OE to On	3.3 5.0						ns	3-8
^t PHZ	Output Disable Time OE to On	3.3 5.0		-				ns	3-7
tPLZ	Output Disable Time OE to On	3.3 5.0						ns	3-8

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

	Parameter	V _{CC} *	74AC T _A = +25°C C _L = 50 pF		74AC	Units	Fig. No.
Symbol					T _A = -40°C to +85°C C _L = 50 pF		
			Тур	Guarai	nteed Minimum	1	
t _S	Setup Time, HIGH or LOW D _n to LE	3.3 5.0				ns	3-9
th	Hold Time, HIGH or LOW D _n to LE	3.3 5.0				ns	3-9
t _w	LE Pulse Width, HIGH	3.3 5.0				ns	3-6
tw	PRE Pulse Width, LOW	3.3 5.0				ns	3-6
t _W	CLR Pulse Width, LOW	3.3 5.0				ns	3-6
t _{rec}	PRE Recovery Time	3.3 5.0				ns	3-9
t _{rec}	CLR Recovery Time	3.3 5.0				ns	3-9

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC845 ● MC74ACT845

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT		74/	ACT		
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.	
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay D _n to O _n	5.0						ns	3-5
^t PHL	Propagation Delay D _n to O _n	5.0						ns	3-5
tpLH	Propagation Delay LE to O _n	5.0						ns	3-6
tPHL	Propagation Delay LE to O _n	5.0						ns	3-6
tPLH	Propagation Delay PRE to On	5.0						ns	3-6
tPHL	Propagation Delay CLR to On	5.0					×	ns	3-6
^t PZH	Output Enable Time OE to On	5.0						ns	3-7
^t PZL	Output Enable Time OE to On	5.0						ns	3-8
tPHZ	Output Disable Time OE to On	5.0						ns	3-7
t _{PLZ}	Output Disable Time OE to On	5.0						ns	3-8

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

			74/	ACT	74ACT		
Symbol	Parameter	V _{CC} *	T _A = C _L =	+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
ts	Setup Time, HIGH or LOW D _n to LE	5.0				ns	3-9
th	Hold Time, HIGH or LOW D _n to LE	5.0				ns	3-9
t _w	LE Pulse Width, HIGH	5.0				ns	3-6
t _W	PRE Pulse Width, LOW	5.0				ns	3-6
t _W	CLR Pulse Width, LOW	5.0				ns	3-6
trec	PRE Recovery Time	5.0				ns	3-9
trec	CLR Recovery Time	5.0				ns	3-9

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
Cpn	Power Dissipation Capacitance	44	pF	V _{CC} = 5.0 V




14-Stage Binary Ripple Counter

The MC74AC4020 consists of 14 master-slave flip-flops with 12 stages brought out to pins. The output of each flip-flop feeds the next and the frequency at each output is half that of the preceding one. The state of the counter advances on the negative-going edge of the Clock input. Reset is asynchronous and active-high.

State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and may have to be gated with the Clock of the MC74AC4020 for some designs.

- 140 MHz Typ. Clock
- Outputs Source/Sink 24 mA
- Operating Voltage Range: 2.0 to 6.0 V
- High Noise Immunity

LOGIC DIAGRAM




PIN 16 = V_{CC} PIN 8 = GND


FUNCTION TABLE

Clock	Reset	Output State
	L	No Change
	L	Advance to next state
Χ .	Н	All Outputs are low

MC74AC4020

14-STAGE BINARY RIPPLE COUNTER





MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	±50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
PD	Power Dissipation in Still Air Plastic** SOIC Package**	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 seconds (Plastic DIP or SOIC Package)	260	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur.
**Derating: Plastic DIP: -10 mW/°C from 65°C to 125°C
SOIC Package: -7.0 mW/°C from 65°C to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
VCC	DC Supply Voltage (Referenced to GND)	2.0	6.0	٧
V _{in} /V _{out}	Input Voltage, Output Voltage (Ref. to GND)	0	Vcc	
TA	Operating Temperature, All Package Types	 -40	+85	°C
t _r /t _f	Input Rise/Fall Time	 0 0 0	150 40 25	ns/V

MC74AC4020

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Unit	· ·
lcc	Maximum Quiescent Supply Voltage	80	μΑ	$V_{in} = V_{CC} \text{ or GND}$ $V_{CC} = 5.5 \text{ V},$ $T_A = \text{Worst Case}$
lcc -	Maximum Quiescent Supply Current	8.0	μΑ	$V_{in} = V_{CC}$ or GND $V_{CC} = 5.5 \text{ V},$ $T_A = 25^{\circ}\text{C}$

DC CHARACTERISTICS

			74	AC	74AC		
Symbol	Parameter	V _{CC} (V)	T _A =	+ 25°C	T _A = -40°C to +85°C	Units	Conditions
			Typ G		Guaranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5		2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5		0.9 1.35 1.65	0.9 1.35 1.65	V ·	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
Vон	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
	. *	3.0 4.5 5.5	-	2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} - 12 mA I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧	$I_{OUT} = 50 \mu\text{A}$
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	٧	*V _{IN} = V _{IL} or V _{IH} 12 mA 1 _{OL} 24 mA 24 mA
IIN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	V _I = V _{CC} , GND
loz	Maximum 3-State Current	5.5		±0.5	±5.0	μΑ	$V_I (OE) = V_{IL}, V_{IH}$ $V_I = V_{CC}, V_{GND}$ $V_O = V_{CC}, GND$
lold	Minimum Dynamic Output Current**	5.5			75	⊩mA	V _{OLD} = 1.65 V Max
IOHD	Output Current**	5.5			-75	mA	V _{OHD} = 3.85 V Min

^{*}All outputs loaded; thresholds on input associated with output under test. . **Maximum test duration 2.0 ms, one output loaded at a time.

-				74AC		. 74	AC	1	
Symbol	Parameter	V _{CC} *	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0	110 130	0 140	-	100 120	2	MHz	
tPLH	Propagation Delay CP to Q1	3.3 5.0	2.0		11 8.0	2.0 2.0	14 10	ns	
^t PHL	Propagation Delay CP to Q1	3.3 5.0	2.0 2.0		11 8.0	2.0 2.0	14 10.	ns	
^t PLH	Propagation Delay CP to Q4	3.3 5.0	2.0 2.0		18 13	2.0 2.0	21 16	ns	m)
tPHL	Propagation Delay CP to Q4	3.3 5.0	2.0 2.0		18 13	2.0 2.0	21 16	ns	
^t PHL	Propagation Delay Reset to any Q	3.3 5.0	3.0 3.0		12 10	3.0 3.0	15 12	ns	
^t PHL	Propagation Delay On to Qn + 1	3.3 5.0	0		5.5 3.5	0	6.5 4.5	ns	
^t PHL	Propagation Delay On to Qn + 1	3.3 5.0	0		5.5 3.5	0 0	6.5 4.5	ns	
t _{rec} MR to CP	Recovery Time	3.3 5.0	0	-2.5 -1.5		0 0		ns	
t _W CP	Minimum Pulse Width Clock Pin	3.3 5.0	4.0 3.0	3.5 2.5		4.5 3.5		ns	
t _W MR	Minimum Pulse Width Master Reset	3.3 5.0	4.0 3.0	3.5 2.5		· 4.5 3.5		ns	

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance	50	pF	$V_{CC} = 5.0 V$

5



MC74AC4040


12-Stage Binary Ripple Counter

The MC74AC4040 consists of 12 master-slave flip-flops. The output of each flip-flop feeds the next and the frequency at each output is half that of the preceding one. The state of the counter advances on the negative-going edge of the Clock input. Reset is asynchronous and active-high.

State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and may have to be gated with the Clock of the MC74AC4040 for some designs.

- 140 MHz Typ. Clock
- Outputs Source/Sink 24 mA
- Operating Voltage Range: 2.0 to 6.0 V
- High Noise Immunity

LOGIC DIAGRAM





 $\begin{array}{l} \text{PIN 16} = \text{V}_{\text{CC}} \\ \text{PIN 8} = \text{GND} \end{array}$

FUNCTION TABLE

Clock	Reset	Output State
	L	No Change
	, L	Advance to next state
Х	Н	All Outputs are low

12-STAGE BINARY RIPPLE COUNTER





MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 50	mA
lcc	DC V _{CC} or GND Current per Output Pin	±50	mA
PD	Power Dissipation in Still Air Plastic** SOIC Package**	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 seconds (Plastic DIP or SOIC Package)	260	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

**Derating: Plastic DIP: - 10 mW/°C from 65°C to 125°C

SOIC Package: -7.0 mW/°C from 65°C to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V _{in} /V _{out}	Input Voltage, Output Voltage (Ref. to GND)	0	Vcc	
TA	Operating Temperature, All Package Types	-40	+85	°C
t _r /t _f	Input Rise/Fall Time	0 0 0	150 40 25	ns/V

MC74AC4040

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter ,	Value	Unit	
lcc	Maximum Quiescent Supply Voltage	80	μΑ	$V_{in} = V_{CC} \text{ or GND}$ $V_{CC} = 5.5 \text{ V},$ $T_A = \text{Worst Case}$
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{in} = V_{CC}$ or GND $V_{CC} = 5.5 \text{ V},$ $T_A = 25^{\circ}\text{C}$

DC CHARACTERISTICS

	Parameter		74	AC	74AC		
Symbol		V _{CC}	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions
			Тур	Gua	ranteed Limits		
VIH	Minimum High Level Input Voltage	3.0 4.5 5.5		2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5		0.9 1.35 1.65	0.9 1.35 1.65	V.	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
VOH	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	٧	*V _{IN} = V _{IL} or V _{IH} -12 mA I _{OH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	$I_{OUT} = 50 \mu\text{A}$
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA
IN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	μΑ	V _I = V _{CC} , GND
loz	Maximum 3-State Current	5.5		± 0.5	±5.0	μ A	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , V_{GND} V_{O} = V_{CC} , V_{GND}
lold -	Minimum Dynamic Output Current**	5.5			75	mA	V _{OLD} = 1.65 V Max
IOHD	par ourront	5.5			-75	mA	V _{OHD} = 3.85 V Min

^{*}All outputs loaded; thresholds on input associated with output under test.
**Maximum test duration 2.0 ms, one output loaded at a time.

				74AC			AC		i
Symbol	Parameter	V _{CC} *	V_{CC}^* $T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0	110 130	120 140		100 120		MHz	
n _{CP} to Q1	Propagation Delay	3.3 5.0	2.0 2.0		11 8.0	2.0 2.0	14 10	ns	
Q_n to $Q_n + 1$	Propagation Delay Q _n to Q _n + 1	3.3 5.0	0 0		5.5 3.5	0 0	6.5 . 4.5	ns	
MR to Q	Propagation Delay MR to Q	3.3 5.0	3.0 3.0		12 10	3.0 3.0	15 12	ns	
t _{rec}	Recovery Time	3.3 5.0	0	-2.5 -1.5		0 0		ns	
t _w n _{CP}	Minimum Pulse Width Clock Pin	3.3 5.0	4.0 3.0	3.5 2.5		4.5 3.5		ns	
t _W MR	Minimum Pulse Width Master Reset	3.3 3.0	4.0. 3.0	3.5 2.5		4.5 3.5		ns	

^{*}Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance	50	pF	$V_{CC} = 5.0 V$

5

FACT DATA	 	
5-360		




Package Outlines and Ordering Information

Package Outlines and Ordering Information

Ordering Information

The Product Index and Selection Guide in Section 1 lists only the basic device numbers. This basic number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




Package Outlines

The package codes indicated above are shown in the detailed outline drawings in this section.

6

SOIC

Case 751A-02 D Suffix 14-Pin Plastic SO-14




- 1. DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
- 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 3. CONTROLLING DIMENSION: MILLIMETER.
 4. DIMENSION A AND B DO NOT INCLUDE MOLD
- PROTRUSION A AND B DO NOT INCLUDE MIDI PROTRUSION.

 5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0,19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

Case 751B-03 D Suffix 16-Pin Plastic SO-16




NOTES:

- DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
- 2. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
 3. CONTROLLING DIMENSION: MILLIMETER.
 4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
C	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
P	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

SOIC (continued)

Case 751D-03 DW Suffix 20-Pin Plastic **SO-20**




NOTES:

- DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
- 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 3. CONTROLLING DIMENSION: MILLIMETER.
- 4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
_ A	12.65	12.95	0.499	0.510
B	7.40	7.60	0.292	0.299
C	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27	1.27 BSC		BSC
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

PLASTIC DUAL-IN-LINE

Case 646-06 N Suffix 14-Pin Plastic




- 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
- 4. ROUNDED CORNERS OPTIONAL.

	MILLIMETERS		INCHES .	
DIM	MIN	MAX	MIN	MAX
Α	18.16	19.56	0.715	0.770
В	6.10	6.60	0.240	0.260
С	3.69	4.69	0.145	0.185
D	0.38	0.53	0.015	0.021
F	1.02	1.78	0.040	0.070
G	2.54 BSC		0.100 BSC	
Н	1,32	2.41	0.052	0.095
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300	BSC
M	0°	10°	0°	10°
N	0.39	1.01	0.015	0.039

PLASTIC DUAL-IN-LINE (continued)

Case 648-08 N Suffix 16-Pin Plastic



NOTES:

- INVIES:


 1. DIMENSIONING AND TOLERANCING PER ANSI Y145M, 1982.

 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.

 PRIMENSION PER PAGE AND THE PERSON PER PAGE AND THE PERSON PERSON
- 4. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
 5. ROUNDED CORNERS OPTIONAL.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	18.80	19.55	0.740	0.770
В	6.35	6.85	0.250	0.270
С	3.69	4.44	0.145	0.175
D	0.39	0.53	0.015	0.021
F	1.02	1.77	0.040	0.070
G	2.54 BSC		0.100 BSC	
Н	1.27 BSC		0.050 BSC	
J	0.21	0.38	0.008	0.015
K	2.80	3.30	0.110	-0.130
L	7.50	7.74	0.295	0.305
M	0°	10°	0ο	10°
S	0.51	1.01	0.020	0.040

Case 738-03 N Suffix 20-Pin Plastic




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION "1." TO CENTER OF LEAD WHEN FORMED PARALLEL.
 4. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH

- FLASH.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	25.66	27.17	1.010	1.070
В	6.10	6.60	. 0.240	0.260
C	3.81	4.57	0.150	0.180
D	0.39	0.55	0.015	0.022
E	1.27 BSC		0.050 BSC	
F	1.27	1.77	0.050	0.070
G	2.54 BSC		0.100 BSC	
J	0.21	0.38	0.008	0.015
K	2.80	3.55	0.110	0.140
L	7.62 BSC		0.300	BSC
М	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040

PLASTIC DUAL-IN-LINE (continued)


Case 649-03 N Suffix 24-Pin Plastic



- 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	31.50	32.13	1.240	1.265
В	13.21	13.72	0.520	0.540
С	4.70	5.21	0.185	0.205
D	0.38	0.51	0.015	0.020
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
Н	1.65	2.16	0.065	0.085
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	14.99	15.49	0.590	0.610
M	_	10°	-	10°
N	0.51	1.02	0.020	0.040
P	0.13	0.38	0.005	0.015
Q	0.51	0.76	0.020	0.030

Case 724-03 24-Pin Plastic




- CHAMFERRED CONTOUR OPTIONAL.
 DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.
- 4. CONTROLLING DIMENSION: INCH.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	31.25	32.13	1.230	1.265
В	6.35	6.85	0.250	0.270
С	3.69	4.44	0.145	0.175
D	0.38	0.51	0.015	0.020
E	1.27 BSC		0.050 BSC	
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
J	0.18	0.30	0.007	0.012
K	2.80	3.55	0.110	0.140
L	7.62 BSC		0.300	BSC
M	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040

NOTES

- 1 Selection Information
- FACT Description and Family Characteristics
- Ratings, Specifications and Waveforms
- 4 Design Considerations
- 5 Data Sheets
- Package Outlines and Ordering Information





Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands, Milton Keynes ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street,

Tai Po, N.T., Hong Kong.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan.